H24/3688

Sec. Research Graduate School Committee

11111

Under the Copyright Act 1968, this thesis must be used only under the normal conditions of scholarly fair dealing for the purposes of research, criticism or review. In particular no results or conclusions should be extracted from it, nor should it be copied or closely paraphrased in whole or in part without the written consent of the author. Proper written acknowledgement should be made for any assistance obtained from this thesis.

Errata

p 7 para 5, line 2: "[6]" for "[5]"

p 159 section title 7.3.2: "Metal-Oxide Varistor (MOV)" for "Varistor (MOV)"

p 186 para 2: Comment: The nominal low voltage line to line value is 415 V in Australia

p 212 figure caption 9.19(b): "Supply" for "LSupply"

p 212 figure 9.19: Replace entire caption with:

" Test 1 - Experimental (a) load current, and (b) active filter and source current waveforms."

p 262 para 2, line 3: "aging" for "ageing"

DESIGN AND CONTROL OF A UNIVERSAL CUSTOM POWER CONDITIONER (UCPC)

A thesis submitted in accordance with the regulations of Monash University in fulfillment of the requirements for the degree of Doctor of Philosophy

by

Michael John Newman

BSc, Monash University, 1998 BE(Hons), Monash University, 2000

Department of Electrical and Computer Systems Engineering Monash University Victoria, Australia

September 2003

Dedicated to my parents, Lorraine and Adrian

Contents

Tə	ble c	of Contents	i
Li	st of	Figures vii	i
Li	st of	Tables xvi	i
Al	bstra	ct xi	ĸ
De	eclara	ation xx	i
A	cknov	vledgements xxii	i
₽ı	ıblica	ations	V
G!	lossat	ry of Terms xxvi	i
Li	st of	Symbols Used xxi:	ĸ
1	Intr	oduction	1
	1.1	Background	1
	1.2	Aim of the Research	3
	1.3	Research Approach	3
	1.4	Identification of Original Contribution	6
2	Bac	kground Review	9
	2.1	Power Quality: The Problem	Q
		2.1.1 Terminology and Classification	0
	2.2	Custom Power: Power Electronic Solutions	4
		2.2.1 Voltage Source Inverters (VSI) and Current Source Inverters (CSI) 1	4
		2.2.2 Custom Power Topologies	6

- in

•

Color Suite

•.

. .†

.+

		2.2.3	Active Filters (AF)	20
		2.2.4	Uninterruptible Power Supplies (UPS)	21
		2.2.5	Dynamic Voltage Restorers (DVR)	21
		2.2.6	Combined Series-Shunt Topologies	23
		2.2.7	Practical Implementation of Custom Power Systems	27
	2.3	Summ	ary	28
3	The	Unive	ersal Custom Power Conditioner (UCPC)	29
	3.1	Overal	Il Objectives of the UCPC	30
	3.2	Physic	cal Components of the UCPC	32
		3.2.1	Primary Power Components	33
		3.2.2	Ancillary Power Components	33
		3.2.3	Analog Measurement Hardware	34
		3.2.4	Controller Hardware	34
	3.3	Contro	ol Concepts for the UCPC	35
		3.3.1	Voltage Regulation of the Series Converter	36
		3.3.2	Current Regulation of the Shunt Converter	37
		3.3.3	Combined Series-Shunt Operation of the UCPC	38
	3.4	Rating	gs and Injection Capabilities of the UCPC	39
		3.4.1	UCPC Sag Injection	40
		3.4.2	UCPC Steady-State Power Flow	40
		3.4.3	Series Voltage Injection Requirements	42
		3.4.4	Shunt Current Injection Requirements	42
		3.4.5	Equating Energy Flow Constraints	44
		3.4.6	Compatibility Limits for UCPC Protected Equipment	45
		3.4.7	Series-Shunt Orientation Options	47
	3.5	Netwo	ork Placement of the UCPC	48
	3.6	Summ	ary	53
4	Con	ntrol of	f the UCPC System	55
	4.1	UCPC	C System Analysis	56
	4.2	Series	Voltage Injection Control System Overview	57
		4.2.1	Supply Voltage Feed-forward	57
		4.2.2	Load Voltage Selective Feed-back	59

ii

		4.2.3	Design and Stability Analysis	61
	4.3	Shunt	Current Injection Control System Overview	71
		4.3.1	Reference Signal Creation	72
		4.3.2	Predictive Current Regulation (PCR)	73
	4.4	Summ	ary	76
5	Stat	tionary	y Reference Frame Control	77
	5.1	Statio	nary Frame Linear Controllers	78
		5.1.1	P+Resonant Controllers	79
		5.1.2	P+Resonant Selective Harmonic Compensation	82
	5.2	Paran	neter Design of the Stationary Frame Series Controller	87
		5.2.1	Effect of the Feed-forward Component	88
		5.2.2	Design of K_I	9 0
		5.2.3	Design of K_P	92
		5.2.4	Design of f_C	94
		5.2.5	Active Damping Feed-back	94
		5.2.6	Series Controller Design Process	99
		5.2.7	Final System Parameter Values	101
	5.3	Statio	nary Frame Shunt Current Reference Extraction	104
		5.3.1	Reference Signal Extraction Overview	105
		5.3.2	Proposed Stationary Reference Frame (StatRF) Signal Extraction	106
		5.3.3	Practical StatRF Fixed-Point DSP Implementations	114
	5.4	Summ	ary	118
6	Dig	ital Co	ontrol: The Delta Operator	119
	6.1	Digita	l Control in Custom Power Applications	120
	6.2	Typica	al Digital Filter Solutions	121
		6.2.1	Shift operator based Infinite Impulse Response (IIR) Filters	122
		6.2.2	Finite Impulse Response (FIR) Filters	126
		6.2.3	Alternative Filtering Techniques	131
	6.3	The D	Delta Operator	133
		6.3.1	Delta operator based IIR Digital Filtering	135
		6.3.2	Choice of Δ ,	136
		6.3.3	Direct Form Structures	137

iii

100

τĒ.

	6.4	Fixed-point Implementation	I
		6.4.1 Overflow Minimization and Clamping Techniques	ł
		6.4.2 Internal Truncation Compensation	ł
		6.4.3 Coefficient Rounding	ł
		6.4.4 Integer Scaling and Δ Selection	
	6.5	Delta IIR versus Shift IIR	;
		6.5.1 Example 1: StatRF Harmonic Reference Generator	i
		6.5.2 Example 2: P+Resonant Controller	•
	6.6	Summary	•
7	Con	trol of UCPC Protection System 153	i
	7.1	Shunt converter Protection	Ł
	7.2	Series converter Protection	ŀ
		7.2.1 Introduction to Protection Issues for Series Injection Converters 154	ŧ
		7.2.2 Previous Literature	į
		7.2.3 Overview of the proposed Integrated Series Protection Scheme 157	•
	7.3	Elements of the Integrated Series Protection System	1
		7.3.1 Insulated Gate Bipolar Transistor (IGBT) NULL State	1
		7.3.2 Varistor (MOV))
		7.3.3 Thyristors/Triacs and Series Resistors	;
		7.3.4 Primary Breaker	6
		7.3.5 DC Bus "Braking" Chopper	Ł
		7.3.6 Transformer Design	ŧ
	7.4	Series Protection System Operation	Ł
	7.5	Simulation and Experimental Verification	i
	7.6	Summary	
8	Sim	ulation Verification 173	;
	8.1	Continuous Series Model Simulations	Ł
	8.2	Digital Controller Frequency Sweep Simulations	i
	8.3	Complete UCPC Detailed Simulation	5
	8.4	UCPC Simulation Results	ł
	8.5	Summary	2

9	Low	Volta	ge Experimental Verification	185
	9.1	Experi	mental System Overview	186
	9.2	Hardw	are Development and Configuration	187
		9.2.1	Controller Hardware - Integrated Inverter Board (CS-IIB)	187
		9.2.2	Voltage Source Inverters (VSI)	192
		9.2.3	Series Injection Transformers	193
		9.2.4	Protection Components	196
		9.2.5	Housing and Construction	196
	9.3	DSP S	oftwar^ Systems	199
		9.3.1	Bar. ground Software	199
		9.3.2	Interrupt Software	199
	9.4	Test S	ctup and Measurement	202
	9.5	Experi	imental Results	204
		9.5.1	Steady State Voltage Compensation	204
		9.5.2	Transient Voltage Compensation	208
		9.5.3	Current Compensation	212
	9.6	Summ	ary	215
10	34	12 ٦	Alter The suit out 1 Marife astice	0177
ιυ			Voltage Experimental Verification	217
			iew and Objectives	
	10.2		m Voltage DVR Prototype	
			DVR System Overview	
			Medium Voltage Test Grid	
			Measurement Systems	
			Controller Hardware and DVR Control Software	
		10.2.5	Initial DVR Experimental Results	223
	10.3	DVR v	with Voltage Harmonic Compensation	225
		10.3.1	Proposed Additional Selective Voltage Harmonic Control	226
		10.3.2	Start-up Tests	229
		10.3.3	Steady-State Harmonic Compensation Tests	229
		10.3.4	Dynamic Sag and Harmonic Compensation Tests	238
	10.4	Summ	ary	241

v

ĺ	3	0	٨	11	E	V	7	S
---	---	---	---	----	---	---	---	---

11	Con	clusion	243
	11.1	Summary of the Work	244
		11.1.1 The Universal Custom Power Conditioner (UCPC)	244
		11.1.2 Stationary Frame Signal Extraction	245
		11.1.3 Digital Implementation	245
		11.1.4 Protection	2 46
		11.1.5 Experimental Verification Processes	246
	11.2	Suggestions for Future Work	247
		11.2.1 Multi-level Implementations	247
		11.2.2 Further Experimental and Control Investigations	247
		11.2.3 UCPC Network Application Research	248
		11.2.4 Effects of PWM on Closed-loop Linear Controllers	248
	11.3	Closure	249
A	Pow	er Quality	251
		Power Quality and the Consumer	
	A.2	Terminology and Classification	
		Power Quality Standards	
	A.4		
		A.4.1 Equipment Susceptibility	
		A.4.2 Event Probability	256
		A.4.3 Equipment Compatibility	257
	A.5	Voltage Unbalance (Type 4)	259
		Waveform Distortion (Type 5)	
		Voltage Fluctuations - Flicker (Type 6)	
	A.8	Summary	261
Ð	S;	es Parameter Values	263
D	B.1		
		Final LV Experimental Parameters	
	1,2		404
С	Mat	thematical Working	267
	C .1	Four-Wire StatRF using Exact Transformation	267
	C.2	Three-Wire StatRF using Exact Transformation	269
	C.3	Single-Phase StatRF using Approximate Transformation	270

.

vi

D	Seri	es DSP Software	27	/1
	D.1	pwmint.e: C Interrupt Code	2	71
	D.2	pwmback.c: C Background Code	29	93
	D.3	filters.asm: Assembler Digital Filter Code	3	12
E	Shu	ut DSP Software	32	23
	E.1	pcrint.c: C Interrupt Code	3:	23
	E.2	pwmback.c: C Background Code	34	49
	E.3	filters.asm: Assembler Digital Filter Code	33	73

List of Figures

- 1.1 Thesis structure in relation to the
- 2.1 Power Quality compensation examples
- 2.2 Example waveforms of type 2 to
- 2.3 Schematics of ideal and practical
- 2.4 Fundamental Custom Power topo
- 2.5 DVR control strategy options phecompensation, and Energy optimi
- 3.1 Overview of the operation and pl tioner (UCPC) in a radial distribu
- 3.2 Physical components of the Unive
- 3.3 General structure of the control sc
- 3.4 Simplified UCPC circuit diagram injection capabilities investigation
- 3.5 Phasor diagrams for compensation
- ? Required series voltage injection of varying depth and phase jump).
- 3.7 Required shunt currnet injection varying depth and phase jump), v
- 3.8 Maximum sag compensation cap (t_{SAG}) , sag depth $(V_{T,SAG})$ and voltage and a 0.8 p.u. load current
- 3.9 Maximum sag compensation capability injection) with respect to sag dept voltage (V_L) equipment susceptibility of the second sec

e Universal Custom Power Conditioner (UCPC).	4
mple for an ideal Custom Power device	9
type 6 Power Quality problems	11
Voltage Source Inverters (VSI)	15
ologies	17
asor diagram: Pre-sag compensation, In-phase	
ized control. (Adapted from [58])	22
lacement of a Universal Custom Power Condi-	
ution system.	31
ersal Custom Power Conditioner (UCPC)	32
cheme of the Universal Custom Power Conditioner.	36
n outlining terminology and polarities used for	
1	39
on of voltage sags using Pre-sag and In-phase	
	40
of the UCPC during voltage sag conditions (i.e.	
· · · · · · · · · · · · · · · · · · ·	43
of the UCPC during voltage sag conditions (i.e.	
with 0.8 p.u. load current.	43
pabilities of the UCPC with respect to; time	
phase jump (ϕ_{SAG}), with a unity target load	
9ŧ	45
bilities of the UCPC (maximum 0.5 p.u. voltage	
th and phase jump, with varying minimum load	
ility limits	46

ix

LIST OF FIGURES

A REAL PROPERTY OF

の見ていたのである

- SIGNATION

a set of the ball and the set

Constant of the

3.10	Maximum sag compensation capabilities of the UCPC with respect to time (t_{SAG}) ,	
	sag depth $(V_{T,SAG})$ and phase jump (ϕ_{SAG}) , with a target load voltage of 0.8 p.u.	
	and a 0.8 p.u. load current.	46
3.11	Flacement options for a UCPC in an example distribution system.	49
4.1	Proposed control scheme for the Universal Custom Power Conditioner.	56
4.2	Components of the series injection control system.	58
4.3	Simulated positive and negative bode plots for the series feed-back controller,	
	$G_1(s)$. (Proportional gain equals zero)	60
4.4	Electrical elements and labels used for stability analysis of the series control system,	62
4.5	Control block overview of the series injection control system and model of the	
	power system used for stability analysis.	62
4.6	Power system model used for stability analysis.	62
4.7	Bode plots showing effect of varying the filter capacitance (C_F) . (Refer to Table	
	B.1 in Appendix B for remaining default parameters.)	65
4.8	Bode plots showing effect of varying the filter capacitor series resistance (R_{CF}) .	
	(Refer to Table B.1 in Appendix B for remaining default parameters.)	67
4.9	Disturbance error $E(s)/D(s)$ showing effect of varying the filter capacitor se-	
	ries resistance (R_{CF}) . (Refer to Table B.1 in Appendix B for remaining default	
	parameters.)	67
4.10	Bode plots showing effect of varying the load inductance (L_{Load}) .	69
4.11	Bode plots showing effect of varying the transformer ratio (N) .	69
4.12	Components of the shunt control system.	71
4.13	Current compensation percentage error (per harmonic) caused by a single sample	
	delay in the cancellation current.	75
5.1	Conversion of the rotating frame d - q PI controller to the stationary frame P+Resonan	
	controllers.	81
5.2	Simulated open loop frequency response of the P+Resonant controller in Equation	
		83
5.3	Simulated open loop frequency response of the P+Resonant in Equation (5.9)	
	controller with varying cut-off frequency.	84
5.4	Frequency response of the harmonic P+Resonant voltage controllers	85

T O	F FIGURES	xi
5.5	Components of the series injection control system. (Stationary frame feed-forward	
	and feed-back components highlighted in grey.)	87
5.6	Bode plots showing effect with and without the integral gain (K_I) , and the pro-	
	portional gain (K_P) .	89
5.7	Bode plots showing effect with and without the feed-forward (F-F) controller	89
5.8	Disturbance error $E(s)/D(s)$ showing effect of with and without the feed-forward	
	(F-F) controller. (Refer to Table B.1 in Appendix B for remaining default pa-	
	rameters.)	90
5.9	Bode plots showing effect of varying the integral gain (K_I) . (Refer to Table B.1	
	in Appendix B for remaining default parameters.)	91
5.10	Disturbance error $E(s)/D(s)$ showing effect of varying the integral gain (K_I) .	
	(Refer to Table B.1 in Appendix B for remaining default parameters.)	91
5.11	Bode plots showing effect of varying the proportional gain (K_P) . (Refer to Table	
	B.1 in Appendix B for remaining default parameters.)	93
5.12	Disturbance error $E(s)/D(s)$ showing effect of varying the proportional gain	
	(K_P) . (Refer to Table B.1 in Appendix B for remaining default parameters.)	93
5.13	Bode plots showing effect of varying the cut-off frequency (f_C) . (Refer to Table	
	B.1 in Appendix B for remaining default parameters.)	98
5.14	Disturbance error $E(s)/D(s)$ showing effect of varying the cut-off frequency (f_C) .	
	(Refer to Table B.1 in Appendix B for remaining default parameters.)	98
5.15	Components of the series injection control system. (active damping component	
	highlighted in grey.)	93
5.16	Bode plots showing effect of the active damping (A.D.) scheme. (Refer to Table	
	B.1 in Appendix B for remaining default parameters.)	98
5.17	Disturbance error $E(s)/D(s)$ showing effect of the active damping (A.D.) scheme.	
	(Refer to Table B.1 in Appendix B for remaining default parameters.)	98
5.18	Bode plots for the final parameters used in the LV experimental work	10
5.19	Disturbance error $E(s)/D(s)$ for the final parameters used in the LV experimental	
	work	103
5.20	Components of the shunt control system.	104
5.21	Typical active filter block structure.	10
5.22	Synchronous Reference Frame (SRF) High Pass (HP) type controller	10
5.23	Synchronous Reference Frame (SRF) Low Pass (LP) type controller.	106

x

LIST OF FIGURES

5.2 4	Rotating to Stationary Frame conversion of the High Pass (HP) type Synchronous
	Reference Frame (SRF) harmonic extraction unit.
5.25	Proposed (a) three-wire and (b) four-wire Stationary Reference Frame (StatRF)
	harmonic extraction units
5.26	Comparison of StatRF and SRF frequency characteristics (phase a only): Simulink
	simulation.
5.27	SRF, StatRF and narrow-band notch comparison.
	Connection of controllers in Matrix $[\mathbf{H}_{ab}(s)]$
	Frequency response for continuous and shift IIR filters with: (a) 20-bit; (b) 16-bit;
	coefficients
6.1	Control implementation block diagram for a general Custom Power application
	with a single-chip DSP digital controller
6.2	Pole clustering effect of a narrowband notch shift-based IIR digital filter (sampling
	frequency = $2 \text{ kHz} - 10 \text{ kHz}$
6.3	Simulations of FIR 16-bit fixed point digital implementations
6.4	Comparison of 11^{th} harmonic P+Resonant FIR $h[n]$ coefficients with varying f_c . 130
6.5	Comparison of 11^{th} harmonic P+Resonant FIR with varying N
6.6	Delta operator construction diagram
6.7	Stability regions for the continuous Laplace plane, discrete delta, and discrete
	shift planes
6.8	Direct Form (DF) digital filter implementation structures: (a) DFI; (b) DFIt; (c)
	DFII; (d) DFIIt
6.9	16-bit fixed-point TI TMS320F240 DSP delta-based IIR software implementation
	diagram
6.10	Delta operator fixed-point DSP software implementation with truncation com-
	pensation
6.11	Truncation and rounding effects from a 16-bit fixed-point DSP
6.12	Proposed control scheme for the Universal Custom Power Conditioner, with con-
	trollers used for shift/delta comparison examples shown in grey
6.13	Rotating to Stationary Frame conversion of the High Pass (HP) type Synchronous
	Reference Frame (SRF) harmonic extraction unit
6.14	Frequency response for continuous, shift and delta filters with: (a) 20-bit; (b)
	16-bit; (c) 12-bit; (d) 6-bit coefficients

LIST OF FIGURES

「「「「「「「「」」」」「「「「」」」」」「「」」」」」」

いたが、たち、

語言の語言ない

6.15	Open loop frequency response for a
	filters
6.16	Experimental results for a shift-ba
6.17	Experimental results for a delta-b
6.18	Simulated open loop frequency re-
	bit parallel selective P+Resonant
	controller of the UCPC)
7.1	VSI current paths for a series inje
7.2	Fault response of a 250 kVA ser
	protection system.
7.3	Series injected voltage source inv
	controllers
7.4	Varistor V130LA20B voltage and
7.5	Numerical integration alpha const
7.6	Series protection and control stat
7.7	Experimental series protection an
7.8	Three-phase fault and recovery si
7.9	Three phase primary fault and re
	gered protection)
7.10	200 A-peak fault experimental res
8.1	Linear model (Simulink) of the se
8.2	Simulink models used to create
	systems.
8.3	Power System Blockset based Sin
8.4	Series VSI sub-system shown in F
8.5	Series controller sub-system show
8.6	
8.7	
8.8	Simulated results of the UCPC co
	and supply current.
9.1	Components of the experimental

xii

continuous, shift and delta-based, 16-bit P+Reson	ant
•••••••••	147
based P+Resonant current regulator	148
based P+Resonant current regulator	148
esponse for ideal continuous and delta-based 16-	
at controllers (with parameters from the series	
•••••••••••••••••••••••••••••••••••••••	149
ection topology.	155
ries inverter to an inverter trip with no series	
	155
verter, with integrated protection clements and	
	158
l current waveforms	161
stant graph	162
te diagram	165
nd fault test setup schematic	167
imulation (over-current protection triggered)	168
ecovery experimental results (over-current trig-	
	169
sults (ac over-voltage triggered protection)	170
eries controller and physical system elements.	175
the frequency sweep simulations of the digital	
	177
nulink model of the UCPC and test grid system.	179
Figure 8.3	180
vn in Figure 8.3	180
	181
	181
ompensating for a distortions in the load voltage	
	183
UCPC prototype	186

19

:

LIST OF FIGURES

100

No.

9.2	Functional specification diagram for the Integrated Inverter Board (CS-IIB). (Cour-	
	tesy of P. McGoldrick)	188
9.3	Photograph of CS-IIB controller hardware, with component layout diagram	189
9.4	AutoCAD/3DMax rendering of the constructed back to back 30 kVA VSIs 1	
9.5	Winding arrangement schematic for one of the three identical single-phase series	
	injection transformers	.95
9.6	Photo of the UCPC magnetics. Above: Three separate single-phase multiple	
	winding transformers. Below: Two three-phase sets of filter inductors 1	.95
9.7	Photo of the low voltage UCPC experimental test setup.	.97
9.8	Photo of inside the UCPC prototype enclosure. Left: CS-IIB controller card used	
	for series component. Center-Right: Busbars of the two VSIs	98
9.9	Experimental test configuration for the low voltage UCPC prototype. (a) Circuit	
	Schematic, and (b) Photograph	03
9.10	Test 1 - Experimental L-L source and load voltages: (a),(c),(e) Time waveform;	
	(b),(d),(f) Frequency spectrum	05
9.11	Test 2 - Experimental results of the UCPC compensating for a supply voltage	
	with harmonics and an unbalanced fundamental component.	07
9.12	Test 3 - Experimental results of the UCPC compensating for a supply voltage	
	with a 5 Hz 0.1 p.u. flicker component.	07
9.13	Test 4 - Experimental results of the UCPC compensating for a 0.7 p.u. symmet-	
	rical sag	09
9.14	Test 5 - Experimental results of the UCPC compensating for a 1.2 p.u. symmet-	
	rical swell	09
9.15	Test 6 - Experimental results of the UCPC compensating for a 0.8 p.u. symmet-	
	rical sag with harmonics	10
9.16	Test 7 - Experimental results of the UCPC simultaneously compensating for volt-	
	age harmonics, 0.1 p.u. 5 Hz flicker, 0.9 p.u. unbalance, and a 0.8 p.u. sag 2	10
9.17	Test 8 - Experimental results of the UCPC simultaneously compensating for volt-	
	age harmonics, 0.1 p.u. 5 Hz flicker, 0.9 p.u. unbalance, and a 0.8 p.u. sag 2	11
9.18	Test 8 - Experimental results of the UCPC simultaneously compensating for volt-	
	age harmonics, 0.1 p.u. 5 Hz flicker, 0.9 p.u. unbalance, and a 0.8 p.u. sag	
	(Zoomed view of Figure 9.17)	11

LIST OF FIGURES

9.19 Test 1 - Experimental source, load
(b),(d) frequency spectrums
9.20 Test 9 - Comparison SRF and Sta
9.21 Test 10 - Experimental results of
unbalanced load currents
10.1 Series topology of the Dynamic V
10.2 Experimental DVR test system and
10.3 Photo of the DVR container and
the supply and load. Location: A
10.4 Existing sag compensation portion
harmonic voltage compensation).
10.5 Operation of the DVR to a 0.76 p
10.6 Operation of the DVR to a 0.76 p
harmonic compensation.
10.7 Circuit and control block diagram
and the experimental power syste
10.8 Simulated open loop frequency re
and (b) the series injection syster
10.9 Simulated supply voltage disturb
proposed harmonic controllers.
10.10Experimentally measured startup
pensation controllers.
10.11Experimentally measured steady
mance in time and frequency dom
10.12Experimentally measured steady
mance in time and frequency don
10.13Experimentally measured steady
mance in time and frequency don
10.14Experimentally measured steady
mance in time and frequency dor
load
10.15Experimentally measured results
and (b) supply voltage, to highlig

xiv

ad and active filter current (a),(c)waveforms and	
tatRF harmonic extraction implementations 213	
f the UCPC balancing the supply current due to	
Voltage Restorer (DVR) 218	
and measurement setup	
d the 10 kV/0.4 kV distribution tranformers for	
Aalborg University, Denmark	
on of the control structure (i.e. not including the	
)	
p.u. dip with no supply voltage harmonics 224	
δ p.u. dip with supply voltage harmonics and no	
am of the DVR (placed in a 20 foot container),	
tem test setup	
response of the (a) voltage harmonic controllers,	
em (both control and plant)	
bance rejection from the load voltage due to the	
p transient response of the voltage harmonic com-	
ly-state voltage harmonic compensation perfor-	
omains: Source voltage distortion ($f_{sw} = 3$ kHz). 232	
ly-state voltage harmonic compensation perfor-	
mains: Source voltage distortion ($f_{sw} = 5 \text{ kHz}$). 232	
ly-state voltage harmonic compensation perfor-	
omains: Non-linear load	
ly-state voltage harmonic compensation perfor-	
omains: Source voltage distortion and non-linear	
ts of the DVR with varying, (a) dc-bus voltage,	
ight the effect of varying the modulation depth. 235	

•••

٠

10.16Experimentally measured results of the DVR with varying gain. Figure (a) shows
the actual harmonic content, and (b) is the attenuation relative to the original
supply harmonics
10.17Simulated inverter output voltage disturbance rejection from the load voltage due
to the proposed harmonic controllers
10.18Experimentally measured results of the DVR with 5^{th} and 7^{th} voltage harmonic
compensation for a dip with supply voltage harmonics and linear load 239
10.19Experimentally measured results of the DVR with 5^{th} and 7^{th} voltage harmonic
compensation for a dip with supply voltage harmonics and non-linear load 239
10.20 Experimentally measured results of the DVR with 5^{th} and 7^{th} voltage harmonic
compensation for a dip with a non-linear load.
10.21 Experimentally measured results of the DVR with 5^{th} and 7^{th} voltage harmonic
compensation for an un-symmetrical dip with supply voltage harmonics 240
A.1 Example waveforms of type 2 to type 6 Power Quality problems
A.2 Diagrammatic classification of long (type 2) and short (type 3) duration voltage
fluctuations.
A.3 Voltage sag coordination chart for a 5 h.p. ac drive (Data Source: IEEE Std
1346-1998)
A.4 Comparison of ITIC curve and limits specified by the Victorian Distribution Code.259

List of Tables

- 2.2 Review of selected Custom Power compensation capabilities of the passive hybrid topologies). Note and compensation capabilities of
- 2.3 Existing acronyms for combined
- 2.4 Review of combined series-shunt Power Quality compensation cap grey background indicates the p system which are preferred by this
- 4.1 Series model parameter types.
- 5.1 Control and series converter para
- 6.1 2nd order delta and shift coefficie
- 6.2 Parameters of the delta-based III back compensation.
- 6.3 Comparison of digital filtering te of narrowband type controllers.
- 9.1 Load voltage harmonics before a
- 10.1 Main specifications of the experim
- 10.2 Steady-state test results of the lo

2.2	Review of selected Custom Power research outlining the reported Power Quality	
	compensation capabilities of the shunt (parallel) and series topologies (including	
	passive hybrid topologies). Note that a grey background indicates the physical	
	and compensation capabilities of each system which are preferred by this research.	19
2.3	Existing acronyms for combined series-shunt Custom Power devices	24
2.4	Review of combined series-shunt Custom Power research outlining the reported	
	Power Quality compensation capabilities of each proposed device. Note that a	
	grey background indicates the physical and compensation capabilities of each	
	system which are preferred by this research.	25
4.1	Series model parameter types	61
5.1	Control and series converter parameters for the LV experimental work.	102
6.1	2^{nd} order delta and shift coefficient conversions.	135
6.2	Parameters of the delta-based IIR digital filters used for the UCPC series feed-	
	back compensation.	149
6.3	Comparison of digital filtering techniques for 16bit fixed-point implementations	
	of narrowband type controllers.	151
9.1	Load voltage harmonics before and after series injection	206
10.1	Main specifications of the experimental DVR.	220
10.2	Steady-state test results of the load voltage harmonics before and after compen-	
	sation	230
A.1	Catagories of power system Power Quality phenomena [18].	253

xvii

LIST OF TABLES

A.2	Susceptability of equipment to voltage sags [Maximum interruption time, Mini-	
	mum steady state voltage] (Source: IEEE Std 1346:1998).	256
A.3	Normalised average voltage sag data from EPRI study incorporating 222 distribu-	
	tion feeders for 2 years. Nominal value is 50.2 events per site per year. (Adapted	
	from IEEE Std 1346:1998)	257
B.1	Default design parameters for stability model tests.	263
B.2	Final parameters used for the LV experimental work.	264
B.3	Parameters of the delta-based IIR digital filters used for the UCPC series feed-	
	back compensation.	265
B.4	Nameplate and measured specifications of the LV experimental single-phase scries	
	injection transformers.	266

Abstract

にはないのでは、「ない」の「ような」」というと

The cost to society due to poor electrical power quality takes the form of physical damage, nuisance, and financial consequences. In recent years the dramatic cost reduction of higher power static devices has enabled the use of power electronics to become a financially viable solution to rectifying poor power quality in areas of most need. This range of applications is known as Custom Power.

This thesis presents the design and control processes for a Custom Power application using the combined series-shunt topology, and is called the Universal Custom Power Conditioner, or UCPC. The series-shunt back-to-back power converter topology offers the flexibility to simultaneously regulate both load voltage and supply current. However, the ability of the device to compensate for Power Quality problems is dependent on the rating of the two power converters and the performance of the control systems.

It is shown that by rating the UCPC to only half the load power requirements, the device is still able to compensate for the majority of Power Quality events, without the need for large energy storage capabilities. For higher power systems the UCPC may therefore be a more cost effective option compared to systems which require full per unit ratings and large energy storage capabilities (which also leads to large maintenance costs).

Due to the strict transient and steady-state performance requirements that are necessary for adequate compensation of Power Quality events, the converter control systems are key to the performance of the UCPC, and are therefore a primary focus of this work. The aspects of control considered are: the primary control systems for both the series and shunt power converters, the digital control aspects, and the control of the series converter protection system.

The proposed control system allows the series section of the UCPC to compensate for deviations in the load voltage, including fundamental magnitude, harmonics, unbalance, sags, swells, phase jump, and flicker. The shunt section of the UCPC compensates for harmonics and unbalance in the supply current, and also controls the power flow to the common dc-bus. The series control system applies stationary frame P+Resonant controllers to this topology for the first

xix

time, to provide improved steady-state compensation compared to existing systems, and to allow for both three-phase and single-phase operation whilst keeping the practical computational overheads to a minimum. This stationary frame form of controller is applied to the fundamental, 5^{th} , 7^{th} 9^{th} , 11^{th} and 13^{th} voltage harmonics, and is used in combination with feed-forward and active damping controllers to maintain good transient performance and stability, respectively. For the shunt controller, a deadbeat current regulation scheme is used. However, to create the reference signal for this controller a new stationary frame reference generation system was developed that provides improved computational advantages (using the same methodology as was used for the development of the P+Resonant controller), and is applicable to single-phase systems (unlike the synchronous *d-q* frame equivalent).

This thesis also investigates the digital implementation of the proposed systems and identifies the use of delta operator based Infinite Impulse Response (IIR) digital filters for use with realtime control of power converters. This provides a solution to the known problems associated with the digital implementation of stationary frame linear controllers on 16-bit fixed-point processors.

The control of the protection systems for the UCPC is the final control aspect investigated. An integrated protection system for the series topology is proposed to ensure a continuous, appropriately rated, current path under fault conditions, as well as start-up, stand-by, shutdown and recovery from faults.

The UCPC and all of the related theoretical concepts and control systems have been extensively verified in simulation, low voltage experimental work, and in a medium voltage experimental prototype of the series component.

Declaration

This thesis contains no material which has been accepted for the award of any other degree or diploma in any university or other institution, and to the best of the author's knowledge, contains no material previously published or written by another person, except where due reference is made in the text of the thesis.



Michael John Newman

Declaration

Acknowledgements

The last few years of working on a PhD has opened up my perspective on life, has allowed me to travel more, and given me the opportunity to meet new people who have also contributed towards this work in many ways. I would firstly like to thank my supervisor Assoc. Prof. Grahame Holmes. It has been a privilege to work with you and the close knit research group you have spent so much time to develop. It is hard to imagine a PhD without a wrong path here and there, but if I could make my choice of supervisor again, I would choose you again as the one to help guide me down this blind path reserved only for PhD students.

To my office mates, Dr. Daniel Zmood and Dr. Brendan McGrath, thank-you for keeping me on track, the insightful group discussions, and your friendship. Thank-you to Andrew McIver who was there without fail to answer my hardware and software questions; you definitely have 'the knack'. To Pat McGoldrick, I give thanks for your friendship, technical support, and help with all the little bits that get things done. Thank-you to Martin Lizner for help with the metal work, and to Linda, Pat, Erika, Brendan and Dan, who took the time to proof-read this thesis. A special thank-you goes to Prof. Frede Blaabjerg of Aalborg University, Denmark. Your trust in letting me work with your medium voltage experimental system is truly appreciated. Thank-you also for your continued support long after my departure from Denmark. It has been an honor and pleasure to work both with you and your research group. For rebuilding the system I thank its creator, Dr. John Godsk Nielsen, who took time off work to help me get started. Thanks to Assoc. Prof. Hans Nielsen, and the technical staff, Walter and Kim, for their help.

To Gert, Christian, Christinel and Remus, thank-you for making me feel at home in Aalborg.

Last, but not least, I would like to thank my family. To my parents, Lorraine and Adrian, I dedicate this thesis. I am indebted for the unconditional support and encouragement you have given throughout my entire education. Thank-you to my beautiful, caring and intelligent fiance, Debbie. I love you. Some questioned the sanity of us working simultaneously on our PhDs, but doing so has allowed us to grow closer and identify with each other's daily PhD woes. With this chapter of our lives coming to an end, we can now start our next adventure in life.

Publications

Several parts of the work and ideas presented in this thesis have been published by the author during the course of the research work. These publications are listed below.

IEEE Transactions

- 679-687, 2002.
- Nov./Dec., pp. 1591-1599, 2002.
- 2003.
- Trans. on Ind. Applicat. (In Review)
- plies," IEEE Trans. on Pow. Elect., vol. 18, no. 5, Sept., 2003.
- (Accepted for Publication)

[1] M.J. Newman and D.G. Holmes, "An Integrated Approach for the Protection of Series Injection Inverters," IEEE Trans. on Ind. Applicat., vol. 38, no. 3, May/June, pp.

[2] M.J. Newman, D.N. Zmood, and D.G. Holmes, "Stationary Frame Harmonic Reference Generation for Active Filter Systems," IEEE Trans. on Ind. Applicat., vol. 38, no. 6,

[3] M.J. Newman and D.G. Holmes, "Delta Operator Digital Filters for High Performance Inverter Applications," IEEE Trans. on Pow. Elect., vol. 18, no. 1, Jan., pp. 447-454,

[4] M.J. Newman, D.G. Holmes, J.G. Nielsen, and F. Blaabjerg, "A Dynamic Voltage Restorer (DVR) with Selective Harmonic Compensation at Medium Voltage Level," IEEE

[5] P.C. Loh, M.J. Newman, D.N. Zmood, and D.G. Holmes, "Improved Transient and Steady State Voltage Regulation for Single and Three Phase Uninterruptible Power Sup-

[6] J.G. Nielsen, M.J. Newman, H.N. Nielsen, and F. Blaabjerg, "Control and Testing of a Dynamic Voltage Restorer at Medium Voltage Level," IEEE Trans. on Pow. Elect.

ため、方では、「ない」となった。「ない」というないで、ないないないで、「ない」というで、私にないない。

IEEE Conference Proceedings

- [7] M.J. Newman and D.G. Holmes, "An Integrated Approach for the Protection of Series Injection Invertors," in Conf. Rec. IEEE/IAS Annual Meeting, Chicago, IL, USA, pp. 781-788, 2001.
- [8] M.J. Newman, D.N. Zmood, and D.G. Holmes, "Stationary Frame Harmonic Reference Generation for Active Filter Systems," in Conf. Rec. IEEE/APEC, Dallas, TX, pp. 1054-1060, 2002.
- [9] M.J. Newman and D.G. Holmes, "Delta Operator Digital Filters for High Performance Inverter Applications," in Conf. Rec. IEEE/PESC, Cairns, Qld, Australia, pp. 1407-1412, 2002.
- [10] M.J. Newman and D.G. Holmes, "A Universal Custom Power Conditioner (UCPC) with Selective Harmonic Compensation," in Conf. Rec. IEEE/IECON, Seville, Spain, Nov. 2002.
- [11] M.J. Newman, D.G. Holmes, J.G. Nielsen, and F. Blaabjerg, "A Dynamic Voltage Restorer (DVR) with Selective Harmonic Compensation at Medium Voltage Level," in Conf. Rec. IEEE/IAS, Salt Lake City, UT, 2003. (In Print)
- [12] P.C. Loh, M.J. Newman, D.N. Zmood, and D.G. Holmes, "Improved Transient and Steady State Voltage Regulation for Single and Three Phase Uninterruptible Power Supplies," in Conf. Rec. IEEE/PESC, Vancouver, BC, Canada, pp. 498-503, 2001.
- [13] J.G. Nielsen, M.J. Newman, H.N. Nielsen, and F. Blaabjerg, "Control and Testing of a Dynamic Voltage Restorer at Medium Voltage Level," in Conf. Rec. IEEE/PESC Annual Meeting, Acapulco, Mexico, 2003.
- [14] G.H. Bode, M.J. Newman, D.G. Holmes, "Design and Analysis of Robust Predictive Current Regulated Algorithms," in Conf. Rec. IEEE/PEDS, Singapore, 2003. (In Print)
- [15] E. Twining, M.J. Newman, P.C. Loh, D.G. Holmes, "Voltage compensation in weak distribution networks using a D-Statcom", in Conf. Rec. IEEE/PEDS, Singapore, 2003. (In Print)

Glossary of Terms

A/D	Analog to Digital conversion
AF	Active Filter
ANSI	American National Standards
APLC	Active Power Line Conditione
BJT	Bipolar Junction Transistor
CT	Current Transformer
CRO	Cathode Ray Oscilloscope
DC	Direct Current
DF	Direct Form digital filter stru
DFT	Discrete Fourier Transform
DSP	Digital Signal Processor
DVR	Dynamic Voltage Restorer
FACTS	Flexible AC Transmission Sys
FIR	Finite Impulse Response
FWL	Finite Word Length
HP	High Pass
ΗV	High Voltage System (> 66
IEC	International Electrotechnica
IEE	The Institution of Electrical
IEEE	The Institute of Electrical an
IIR	Infinite Impulse Response
IGBT	Insulated Gate Bipolar Trans
ITIC	Information Technology Indu
LC	Inductor-Capacitor 2 nd order
LV	Low Voltage System (110 V

ls Institute ıer

ucture (i.e. DFI, DFIt, DFII, DFIIt)

/stem

kV) al Commission Engineers nd Electronics Engineers

sistor ustry Council er filter - 415 V)

xxvii

LVRC	Line Voltage Regulator/Conditioner
MATLAB	Numerical Analysis Program
MUPC	Multilevel Universal Power Conditioner
MV	Medium Voltage System (6 kV - 66 kV)
P∔R	Proportional plus Resonant Control (i.e. P+Resonant)
PAF	Shunt/Parallel Active Filter
PCC	Point of Common Coupling
PCR	Predictive Current Regulation
PDPINT	Power Drive Protection Interrupt
PI	Proportional Integral Control
PLL	Phase Lock Loop
PLC	Power Line Conditioner
РМ	Phase Margin
PWM	Pulse Width Modulation
SAF	Series Active Filter
SEMI	Semiconductor Equipment and Materials International
SRF	Synchronous Reference Frame
StatRF	Stationary Reference Frame
STATCOM	Static Synchronous Compensator
SVC	Static Var Compensator
TCR	Thyristor Controlled Reactor
THD	Total Harmonic Distortion
UCPC	Universal Custom Power Conditioner
UPFC	Universal Power Flow Controller
UPLC	Universal Active Power Line Conditioner
UPQC	Unified Power Quality Conditioner
UPQM	Universal Power Quality Manager
UPS	Uninterruptable Power Supply
USSC	Universal Series Shunt Conditioner
\mathbf{VSI}	Voltage Source Inverter

List of Symbols Used

Lowercase Greek

α	First phase quality in the ortho	
α_k	Delta IIR digital filter denomin	
β	Second phase quality in the ort	
β_k	Delta IIR digital filter numerat	
γ	Gamma (discrete version of the	
δ	Delta operator	
δ^{-1}	Inverse delta operator	
T Delay	Delay in control system loop de	
ϕ_L	Phase angle of the load current	
ϕ_n	Phase offset for the n^{th} harmon	
ϕ_{SAF}	Phase angle of series injected v	
ϕ_{SAG}	Voltage sag phase jump angle	
ω_0	Fundamental frequency (rad/se	
ω_c	Cut-off frequency (rad/sec)	
ω_n	n^{th} harmonic frequency (rad/set	
Uppercase Greek		

- Sample time / free design variable Δ

logonal α - β reference frame nator coefficients thogonal α - β reference frame tor coefficients he Laplace 's')

due to digitization nt (I_L) mic controller voltage

sec)

sec)

 ΔT Switching period time (i.e. half full switching cycle for asymmetrical PWM)

List of Symbols Used

Lowercase	
a	First phase of a three-phase system (sometimes denoted as the red phase)
a_k	Shift IIR digital filter denominator coefficients
ь	Second phase of a three-phase system (sometimes denoted as the white phase)
b_k	Shift IIR digital filter numerator coefficients
С	Third phase of a three-phase system (sometimes denoted as the blue phase)
f_0	Fundamental frequency (Hz)
fbreak	Break point frequency of the LC filter
f_c	Cut-off frequency (Hz)
f_n	n^{th} harmonic frequency (Hz)
fs	Sample frequency of the digital controller
f_{sw}	Switching frequency of the PWM
$h_{dq}(t)$	Analog time-domain filter function referred to the $d-q$ reference frame
п	Harmonic number (i.e. n^{th} harmonic). Mainly used in subscripts.
q	Shift operator
t_{SAG}	Voltage sag time duration (seconds)
$t_{SAG,Max}$	Maximum sag compensation duration by the UCPC for given conditions
w[t]	Windowing function for FIR digital filter creation
x[k]	Discrete input sequence
$x_{lpha}(t), x_{eta}(t)$	$\alpha \& \beta$ phase input variables (α - β reference frame)
$x_a(t), x_b(t)$	a & b phase input variables (<i>abc</i> reference frame)
y[k]	Discrete output sequence
$y_{\alpha}(t), y_{\beta}(t)$	$\alpha \& \beta$ phase output variables (α - β reference frame)
$y_a(t),y_b(t)$	a & b phase output variables (abc reference frame)

U	ppercase

oppercase	
C(s)	Target output parameter for
C_{DC}	Capacitance located across t
C_F	Filter capacitance $(X = _{SAF} f$
D(s)	Disturbance input for a cont
E(s)	Error term for a control syst
$G_1(s)$	Feed-back linear series contr
$G_2(s)$	s-domain model of the series
$[\mathbf{H}_{ab}(\mathbf{s})]$	2 x 2 Matrix of Analog cross
$H_{dq}(s)$	Analog s-domain filter funct
$H_{\delta}(\gamma)$	Delta operator (δ) based Inf
$H_q(z)$	Shift operator (q) based Infi
I_L	Load current
$I_{L,SAG}$	Load current during a volta
I _{PAF}	Output current of the shunt
I_{PAF}^{*}	Demanded output current o
I _{Trip}	Minimum current in the series
K_{AD}	Series active damping gain o
K_I	Integral gain constant
$K_{l,n}$	Integral gain constant for th
K _P	Proportional gain constant
$L_{F,X}$	Filter inductance $(X = SAF)$
L_{Load}	Load inductance
L_S	Source inductance
N	Series transformer ratio
Pav	Average power dissipation
$P_{DC,NET}$	Net real power flow out of t
P_{PAF}	Real power flow out of the s
P_{SAF}	Real power flow out of the s
Q_{PAF}	Reactive power flow out of
Q_{SAF}	Reactive power flow out of

XXX

1

.

- or a control system
- the cic-bus
- for scries inverter, and X = PAF for parallel inverter)
- itrol system
- stem
- roller
- es system plant
- as coupled filters between the a & b phases
- tion referred to the d-q reference frame
- finite Impulse Response (IIR) digital filter
- finite Impulse Response (IIR) digital filter
- age sag (only applies for In-phase compensation) at (parallel) inverter of the shunt (parallel) inverter
- ries clamping varistor required to trip the protection
- constant
- he nth harmonic
- for series inverter, and X = PAF for parallel inverter)

- the dc-bus energy storage shunt (parallel) converter series converter the shunt (parallel) converter
- the series converter

xx di

R(s)	Reference input to a control system
R_{CF}	Resistance in series with the filter capacitance, C_F
R_{LF}	Internal series resistance of the filter inductor, L_F
R _{Load}	Load resistance
R_S	Source resistance
T	Discrete sample time constant (sec)
V_{DC}	Voltage of the common dc-bus
V_L	Load voltage
V_{PAF}^*	Demanded voltage by the shunt PCR controller for the PWM generator
V_{Rej}	Reference load voltage for the series controller
V_S	Source voltage (i.e. before source impedance)
V_{SAF}^*	Demanded voltage by the series control system for the PWM generator
$V_{SAF,Normalised}^*$	V_{SAF}^* normalized to a modulation depth using the measured value of V_{DC}
V_T	Terminal supply voltage (i.e. after source impedance)
$V_{T,SAG}$	Terminal supply voltage during a voltage sag event
$V_{T\tau ip}$	Peak ac voltage at which the series protection will trip
$X_{\alpha}(s), X_{\beta}(s)$	$\alpha \& \beta$ phase input variables (α - β reference frame)
$X_a(s), X_b(s)$	a & b phase input variables (<i>abc</i> reference frame)
$Y_{\alpha}(s), Y_{\beta}(s)$	$\alpha \& \beta$ phase output variables (α - β reference frame)
$Y_a(s), Y_b(s)$	a & b phase output variables (<i>abc</i> reference frame)

Chapter 1

Introduction

1.1 Background

The quality of electrical power supplied to consumers (often termed "Power Quality") has become an increasingly important topic over the last two decades. Electrical supply quality problems can lead to either failure or misoperation of consumer equipment. The consequences of lost production time, additional maintenance, and equipment replacement because of Power Quality problems are estimated to cost billions of dollars each year. Ironically, the increasing use of power electronics in part contributes to Power Quality problems. The distorted currents drawn by consumers with large non-linear power electronic loads are a major cause of the voltage distortions seen both by themselves and by nearby consumers. These distorted currents can also create safety concerns due to overheating of supply cables.

However, the increased use of power electronic systems has also led to a dramatic drop in the cost of, and a large increase in both voltage and current ratings of, the static silicon devices which are the core of this technology. As a result, the use of power electronics has also become a viable solution for the resolution of Power Quality issues. These power electronic solutions are often defined as "Custom Power" applications.

Custom Power applications can be targeted to solve a specific Power Quality condition, or they can compensate for a wide range of Power Quality problems. The suitability of the device for a given Power Quality problem depends on the topology used, the power ratings of the components, the storage capacity (if any), and also the implemented control strategy. Most converter based Custom Power applications use a variation of either a shunt or a series converter topology - or sometimes even both. The shunt topology is currently the more commercially available alternative, and is commonly used for the active compensation of current waveform distortion.

CHAPTER 1. INTRODUCTION

The series topology has become popular in the literature to improve the performance of cheap passive harmonic filters using low rating active devices. For compensation of voltage sags, and full supply interruptions, the Uninterruptible Power Supply (UPS) is a common example of a Custom Power application, especially in its common low power form to protect personal computers. However, for higher power systems the energy storage constraints can become expensive partly due to the capital cost, but more importantly, because of the recurring maintenance costs. For these systems, the use of a partially rated series converter with minimal energy storage has been found to be an attractive alternative. This device only compensates for some sags (and not full interruptions), but since the majority of sags are within the range of this cheaper device, the coverage of voltage events is not significantly altered. This approach has created a recent increase in research into Custom Power applications using higher rated series converters.

Combined series-shunt topologies have also attracted recent interest because the available degrees of freedom give the topology greater flexibility. Many of these reported combinations also include tuned passive harmonic filters. However, as combined series-shunt systems are proposed to provide compensation for more extreme Power Quality issues such as sags, the ratings of the active components have been increased from the originally small values. Interestingly however, tuned passive components still remain in many proposed schemes, even though their usefulness becomes unclear, as the ratings of the active components for these systems are increased to perform the primary task. Unfortunately, because of the difficulties of constructing experimental series based topologies (due to protection and other issues), many proposed series-shunt schemes have only been verified in simulation. This means that possible inadequacies in their performance of harmonic voltage compensation have not been explored, even though a review of the proposed controllers shows that practical limitations will most likely exist. Finally, many of these systems use three-phase systems and do not easily translate to single-phase systems.

Hence, further research is needed into the development of Custom Power applications that do not have the full rating and energy storage capability of a UPS, but are capable of simultaneously compensating for a high portion of Power Quality conditions.

1.2. AIM OF THE RESEARCH

1.2 Aim of the Research

The aim of this research is to investigate the use of active series-shunt converters to develop a single Custom Power system that is capable of improving the quality of power for either customer premises or distribution systems. The system should be capable of simultaneously compensating for voltage/current harmonics, fundamental voltage error, voltage sags and swells, voltage flicker and voltage/current unbalance. The implementation should be applicable to both three-phase and single-phase installations, and should ideally utilize a fully digital controller to allow upgradability, flexibility and intolerance to component variations with age.

Control systems are key to the performance of almost all Custom Power systems, and will therefore be a primary focus of this work. This work investigates the use of stationary frame control techniques to achieve the research aims, and to provide fast and accurate control of the voltage and current outputs of the series-shunt converters. The work also broadens the classical definition of control to include the digital signal processing aspects (i.e. digital control), as well as the control of the protection systems for the proposed Custom Power application.

1.3 Research Approach

The arrangement of the research approach described in this thesis is shown in Figure 1.1. The initial chapters provide a review and an overview of Custom Power structures, including in particular the series-shunt topology used in this research. The next chapters then focus on various control aspects, including the stationary frame linear control systems, digital control implementation, and the integrated control of the converter protection systems. Finally, simulations as well as low voltage and medium voltage experimental verification are presented to conclude the work.

Chapter 2 provides a review of current literature for both Power Quality and Custom Power (i.e. the problem and existing solutions, respectively). Firstly, a brief review of the problem of poor Power Quality is presented, as this is the core problem to be addressed by the research program. Secondly, existing Custom Power applications in the literature are presented to review the current state of the art, as well as to develop a background for the design choices discussed in later chapters. This thesis uses a distributed literature review structure to maintain the flow of the work. Therefore, detailed reviews on stationary frame control, digital control, and series protection, are included at the beginning of the relevant chapters, rather than being consolidated in an early chapter as is more conventional.

 $\mathbf{2}$




Figure 1.1: Thesis structure in relation to the Universal Custom Power Conditioner (UCPC).

Chapter 3 provides an overview of the proposed Universal Custom Power Conditioner (UCPC) system, and includes discussion of the following attributes of the system: objectives, control parameter options, physical components, ratings, injection limitations, and preferred placement of the device in a distribution network.

Chapter 4 presents a control scheme for the UCPC. This scheme aims to provide the combined capabilities of previously presented systems, without the need for additional tuned passive harmonic filters, and with improved voltage harmonic compensation capability. The predicted performance of the control scheme is discussed, as well as the mechanisms that will allow the device to compensate for power quality problems in distribution systems and consumer's premises. These include: voltage/current harmonics, voltage sag and swell compensation, flicker, voltage/current unbalance, and fundamental voltage regulation. However, while a conventional implementation of such a control scheme would use traditional d-q reference frame controllers, this approach is shown to have practical limitations due to computational overheads and lack of applicability to single-phase systems.

Chapter 5 develops the use of stationary frame linear control techniques with the UCPC, to

1.3. RESEARCH APPROACH

solve the computational and single-phase limitations of the control scheme presented in Chapter 4. A short review of the current state of the art in stationary frame ac control is presented, particularly focusing on the P+Resonant linear controller and its development from the equivalent PI d-q controller. The use and design of the P+Resonant controller for selective voltage harmonic compensation in the series controller is then investigated to allow feasible implementation of multiple harmonic controllers, as well as the possibility of single-phase operation. An active damping scheme is also proposed to damp the filter resonance conditions, and to improve the system stability. The review of the P+Resonant controller also leads to the proposal of a new harmonic signal reference extraction system that is used to replace the control block proposed for the shunt component of the UCPC in Chapter 4. The new control block is a stationary frame equivalent to the commonly used high-pass filter placed in the d-q synchronous reference frame, and both three-phase and single-phase versions are presented. Development of the control block is given, as well as some discussion of its advantages and disadvantages (particularly with respect to practical implementations).

Chapter 6 investigates the digital implementation of the linear controllers developed in Chapter 5. The work reviews the practical problems of using signal processing techniques with digital control. Particular focus is given to the conventional techniques used for fixed-point Digital Signal Processor (DSP) implementation of the stationary frame controllers discussed (and developed) in Chapter 5. The conventional Infinite Impulse Response (IIR) and Finite Impulse Response (FIR) methods are reviewed for their suitability to the stationary frame controllers used in this research. The use of delta operator based IIR filters in high performance converter applications, such as the UCPC (Chapter 3), is then proposed. This method alleviates the problems found in Chapter 5, when implementing the stationary frame control schemes with traditional shift operator IIR filters. This chapter also provides a concise overview of the delta operator, and shows how the transition from shift to delta filters can be easily achieved. The approach is initially verified using detailed simulations, with some experimental results included. Chapter 7 addresses the appropriate design and control of the protection mechanisms of the UCPC. Whilst protection of shunt converters is considered general knowledge for Power Electronic engineers, protection of series converters is quite different, and literature addressing this problem is scarce. The problems and inadequacies of existing series protection schemes are discussed and used as a base to propose an integrated protection scheme between the main DSP controller software and the series protection elements. Both simulation and experiment are used

to verify the proposed control of the protection elements during fault conditions and normal

operation.

Chapter 8 details the different levels of simulations used in the design and verification of the UCPC. Simulation results of the full UCPC application are presented to verify the proposed system, in a theoretical sense.

Chapter 9 presents low voltage (LV) experimental verification of the UCPC. The chapter describes the LV experimental set-up for the UCPC, including the development of both the power converter and the controller boards. Experimental results are then presented for a wide range of conditions to verify the proposed control scheme.

Chapter 10 presents medium voltage (MV) experimental verification of the proposed series harmonic compensation scheme. This work was completed in Denmark in collaboration with Aalborg University, and used a Dynamic Voltage Restorer (DVR) prototype connected to a 10 kV experimental test grid. An overview of the system and test setup is provided, followed by experimental test results.

Chapter 11 concludes the thesis and offers recommendations for future work in this field of research.

Identification of Original Contribution 1.4

The work presented in this thesis includes both theoretical and applied research in the field of power electronics. In particular, the proposed Universal Custom Power Conditioner development is application level research, while the control aspects provide a more theoretical contribution. For clarity, it is therefore important to identify the original contributions reported in this thesis in both these areas.

The first contribution is the development (Chapters 3 and 5) and verification (Chapters 9 and 10) of a Custom Power application capable of simultaneously compensating for voltage/current harmonics, fundamental voltage error, voltage sags and swells, voltage flicker and voltage/current unbalance. The system provides improved steady-state voltage compensation performance compared to that previously reported for the series-shunt topology, without compromising the transient performance of the system. The new controller for the fully active series-shunt system can be applied to both single- and three-phase systems, and uses a fully digital implementation.

The second contribution is the development of a stationary frame control block for generation of a harmonic/unbalance current reference for the shunt portion of the UCPC (Chapter 5). This work extends the theory proposed by Zmood et al. [16] to develop a stationary frame equivalent

1.4. IDENTIFICATION OF ORIGINAL CONTRIBUTION

of the rotating d-q frame high-pass filter system that has previously been used. The new scheme has significant computational advantages, does not require a sine table, and can be used for single-phase implementations with equivalent performance to a three-phase system.

The third contribution adapts delta operator based Infinite Impulse Response (IIR) digital filters to real-time control of power electronic converters. This development provides a solution to the known problems [17] associated with the digital implementation of stationary frame linear controllers on 16-bit fixed-point processors.

The fourth contribution is the development of an integrated protection system for the series converter topology (Chapter 7). The control of the protection system provides a complete solution, with the integration of both software and hardware components to ensure a continuous current path under fault conditions, start-up, stand-by, shut-down, and recovery from faults, as well as providing redundancy in the protection system. The scheme is experimentally verified under short-circuit fault current conditions.

The final contribution is at a more practical level. The literature review (Chapter 2) shows that the majority of reported series-shunt power quality conditioners have only been verified in simulation. The UCPC described in this thesis has been constructed and fully experimentally verified. The series harmonic compensation controller has also been experimentally verified on a medium voltage (10 kV) prototype system (Chapter 10). To the author's knowledge, this work is the first reported experimental system achieving series active voltage harmonic compensation at a medium voltage level.

of the relevant chapters.

The majority of the material presented in this thesis has been published in both IEEE Journals [1]-[5] and conference proceedings [7]-[15], and these publications are noted at the start

Chapter 2


Background Review

¹The primary theme of this research is to explore the development of a fully active Custom Power compensation system that will improve a broad range of Power Quality phenomena. This chapter reviews existing Custom Power systems that have been developed in recent years, concentrating on systems that use a series based converter topology, since this topology is the focus of the research work presented in this thesis. A brief review of Power Quality phenomena is firstly presented to outline the compensation performance expected from the application under investigation. (A more detailed Power Quality review is provided in Appendix A.) The relationship between Power Quality (the problem), and Custom Power (the solution) is presented in Figure 2.1, which shows how an ideal Custom Power device acts as a bi-directional Power Quality buffer between the electrical supply and the consumer.

Power Quality: Section 2.1 (& Appendix A) Voltage supply with **Power Quality problems** vM. 1 MW Supply Sinusoidal current Voltage drawn from supply

Figure 2.1: Power Quality compensation example for an ideal Custom Power device.

¹Note that a distributed literature review format is used in this thesis to maintain the flow of the text. Therefore, further literature reviews relating to the control contributions in linear control, digital control, and control protection system, can be found at the beginning of their respective chapters later in this thesis.



Power Quality: The Problem 2.1

There are many definitions of the terms "Power Quality" (and "Quality of Supply"); and the research area is littered with vague, differing and misused terminology. This brief review of Power Quality (along with the more detailed review in Appendix A) provides background information to form a foundation for the Custom Power application proposed in this thesis, and also defines the terminology used in this thesis to ensure the clarity of the later discussions.

Perhaps the most general and appropriate definition for Power Quality has been proposed by Dugan et al.[1S]:

A Power Quality problem is "any power problem manifested in voltage, current, or frequency deviations that results in failure or misoperation of customer equipment."


Power Quality issues such as waveform distortion, transients, voltage flicker, unbalance (also imbalance[18]), and voltage variations affect the consumer and supplier in three ways: damage, nuisance and economics. Damage may come from extra heating and fire in conductors due to harmonics, over-voltages outside the rated values of installed components, motor vibration, and other sources. Nuisance includes light flicker, tripping of microprocessor based appliances, communication noise (including telephones and T.V.s), and added audible noise from components such as transformers. Economic impacts arise from the replacement of damaged items (including components with reduced life spans due to Power Quality issues), lost production time (due to supply outages/sags), errors in the measurement of power flow used by the power distribution companies to charge their clients, to name a few. This financial cost to the consumer and/or supplier, as well as mandatory Power Quality standards, are the major driving force for the purchase and installation of Custom Power solutions.

2.1.1 Terminology and Classification

Many variations of terminology exist for Power Quality phenomena. The terminology and classification provided in Table 2.1 [18] has been selected for this thesis. The definitions used in these classifications are based on the IEEE (The Institute of Electrical and Electronics Engineers) and other U.S.A. based standards organizations' publications [18]-[21]. Further terminology clarification is required for the description of the voltage levels. For this research work, Low Voltage (LV) is used for distribution systems and consumer reticulation between 110 V and 415 V, Medium Voltage (MV) is used for distribution voltages between 6.6 kV and 22 kV, and

2.1. POWER QUALITY: THE PROBLEM

Classification Type	Classification Sub-Type						
Type 1: Transients		Impulsive transient					
		Oscillatory transient					
Type 2:. Long-durati	ion voltage variations	Over-voltage					
		Under-voltage					
<u></u>		Sustained interruptions					
Type 3: Short-durati	Interruption						
و میرو سر می است. او این	Sags (dips)						
,		Swells					
Type 4: Voltage unb	alance						
Type 5: Waveform d	istortion	dc offset					
		Harmonics					
. <u></u>		Interhamonics					
		Notching					
<u> </u>		Noise					
Type 6: Voltage fluct	Voltage flicker						
Type 7: Power freque							
Table 2.1: Catagori	ies of power system Po	wer Quality phenomena.					
Time (sec)	lp.u so into -lp.u Time (sec)	lp.u. stor stor -ip.u Time					
ominal voltage value	e Type 3 ex						
Time (sec)	1p.u. 1p.u. -1p.u. Time (see)						
Type 4 example	Type 5 example	e Type 6 ex					



High Voltage (HV) is used for 66 kV and higher for distribution and transmission systems. The research focuses only on LV and MV radial installations.

The Power Quality phenomena targeted for compensation by this research are types 2 through 6, and examples of each type are illustrated in Figure 2.2. Type 1 events (such as voltage spike transients) are not included as they are generally faster than the bandwidth of the power electronic solutions discussed in this research, and are usually clamped using variators, or other similar methods. Power system frequency variations (type 7) are also not compensated, as the influence of Custom Power applications on the grid is not significant enough to be able to vary this quantity (unless the chosen topology fully decouples the supply and load - which is not the case in this research).

Short-Duration and Long-Duration Voltage Variations (Types 2 and 3)

Long and short duration voltage variations (types 2 and 3) include over-voltage, under-voltage, interruptions, sags², and swells. These voltage variations have more obvious financial implications to most consumers, and are therefore likely to provide the major cost justification for installing a Custom Power solution such as the one presented in this thesis.

The size of these voltage variations from the nominal value is typically much larger than variations expected from Power Quality types 4 through 6. Therefore, types 2 and 3 are also used as the basis for the converter ratings of the Custom Power application developed in this research. The voltage variation problem may be viewed from three perspectives: the susceptibility of equipment to such variations; the probability of these variations occurring; and the compatibility of equipment with its installation, based on the first two perspectives. This view creates an aid for the development of the optimum ratings required to provide the most cost effective Custom Power application to the consumer. An expanded review is included in Appendix A.

Voltage Unbalance (Type 4)

Voltage unbalance is where the fundamental voltage components in a three-phase system do not have the same magnitude and/or are not exactly 120° displaced. The three primary ways of describing unbalance numerically are: 'negative sequence unbalance', 'magnitude unbalance' and 'phase unbalance' [22] (Appendix A).

2.1. POWER QUALITY: THE PROBLEM

Unlike the instant recognition by consumers of type 2 and 3 voltage variations (when their computers and lights go out temporarily) the effects of voltage unbalance and waveform distortion are typically less obvious, although not necessarily less important. The most dominant effect of voltage unbalance is the reduction in the life of motors due to increased heating and vibrations [22] - [25], and also the reduction in developed torque [22] [23]. The Victorian Distribution Code [26] specifies a limit of 1% on the negative sequence component. However, even this 1% on an induction machine can cause a loss of life of more than 5%, and with an unbalance of 2% or 4% this loss of life increases significantly to 22% and 64%, respectively [23]. For VSDs, and other equipment using three-phase diode rectifiers with capacitive filters on the dc side, small amounts of voltage unbalance can lead to large even harmonic currents, which can cause equipment to trip because of over-current [22].

Waveform Distortion (Type 5)

Harmonic (or waveform) distortion is becoming an issue of great concern with increased use of non-linear loads. Some common examples of polluting loads are: VSDs, Switched Mode Power Supplies (SMPS) used in computers and other electronic equipment, saturation of magnetic components, arc furnaces, and lighting ballasts. Harmonics are known to have caused the malfunction of devices such as VSDs [27]. capacitors [28], circuit breakers [29], fuses [29], conductors, electronic equipment, lighting, metering [30], protective relays, rotating machines [23] [25], solid state relays, static reactive power compensators [31], telephone communications [32] [33], and transformers. The causes of malfunction include: increased heating, increased dielectric stress, shifted voltage zero crossings, higher di/dt, increased magnetic fields and capacitive coupling, increased vibration, and increase susceptibility to sags due to 'flat-topping'. Additional heating is a particularly important problem as it may create safety problems with the possibility of starting fires due to overheating cables and other devices.

Voltage Fluctuation - Flicker (Type 6)

Voltage fluctuations are defined as "a series of voltage changes, or a continuous variation of the rms voltage" [34]. A common form of voltage fluctuations is 'flicker'; which, as the name suggests, causes some lights (particularly fluorescent lights) to appear to flicker. Variations as small as 0.5% in the 6-8 Hz range can cause a visible effect [18]. Flicker causes irritation to consumers working under such conditions, and can even be a trigger for illnesses such as photosensitive epilepsy. Arc furnaces are a major contributor to voltage flicker problems [18].

²Note: The terms 'sag' and 'dip' are interchangeable (dip is used in the IEC standards), and only the term 'sag' will be used hereafter. Sag values will always be specified as a ratio of the nominal value (not the percentage drop caused by the sag). For example a sag which causes a 10% drop from the nominal voltage is noted as a 0.9 p.u. (or 90%) sag.

Custom Power: Power Electronic Solutions 2.2

In the late 1980's N.G. Hingorani [35] [36] identified that high-power electronics was reaching a stage where it was feasible to use this technology to control the transmission of power, and hence overcome problems associated with existing mechanical control based systems. This new concept was called the Flexible AC Transmission System; or FACTS . A few years later Hingorani [37] [38] noted that power electronic solutions could also perform similar roles in distribution systems; but this time mainly in the area of Power Quality. For these solutions, Hingorani coined the name "Custom Power". The Custom Power philosophy proposes that existing and future products can be used as a 'value added' service by the utilities for industrial and commercial customers who require a more reliable and higher quality supply. While the original use of the term Custom Power was purely for power electronic solutions based on medium voltage distribution systems, its use has since broadened in the literature to include low voltage solutions on consumers' premises. This broader view will be used in this research³.

It is estimated that Power Quality problems may cost tens of billions of dollars each year in the U.S.A. alone [20]. With rapidly dropping prices and increasing power levels of power electronic devices, Custom Power systems are becoming more widely used, and this trend is expected to continue.

The core power electronic converter technologies of Custom Power systems are the Voltage Source Inverter (VSI) and Current Source Inverter (CSI), and hence it is appropriate to review these technologies before proceeding further.

Voltage Source Inverters (VSI) and Current Source Inverters (CSI) 2.2.1

Both Voltage Source Inverters (VSI) and Current Source Inverters (CSI) have been used in the literature for the construction of active filters, with the VSI topology being reported much more extensively. Both the VSI and CSI allow for bidirectional flow. The VSI is a buck converter from the dc to ac direction, or conversely a boost converser in the ac to dc direction. The CSI is a boost converter from the dc-ac direction, or a buck converter in the ac to dc direction. Commercially, nearly all active filters are of the VSI type [39] [40], as is also the case for all other Custom Power applications.

The use of VSI and CSI topologies in Custom Power applications has been compared by Yunus and Bass [41], and by Benchaita et al. [42]. Higher efficiency and lower initial costs of the

2.2. CUST OM POWER: POWER ELECTRONIC SOLUTIONS




Figure 2.3: Schematics of ideal and practical Voltage Source Inverters (VSI).

VSI usually make it the more popular choice. CSI converters have additional losses caused by the extra diode drop introduced, as well as the losses in the link inductor. Furthermore, under light load the current through the inductor for many applications is kept constant, thus fixing this loss regardless of the output power, and hence reducing the efficiency of the CSI topology even further. The significantly higher volume of VSIs produced commercially has also led to a higher differential in cost between the two. Because of these reasons, this research focuses only on the VSI type of converter.

Figure 2.3a shows the basic construction of an ideal VSI. It is assumed that the dc side is voltage stiff, and this is usually achieved using capacitors (as shown here), batteries, or other components in some applications. Each vertical pair of switches is known as a phase-leg, and the connection point between the switches is the output. By switching on either the upper or lower switch (never both at the same time), the phase output will connect to the positive or negative voltage rails of the dc-bus, respectively. By switching one phase leg in one direction and

³The definition of Custom Power applications also extends to other Power Quality solutions such as the static by-pass switch, but only inverter based applications are investigated in this research.

CHAPTER 2. BACKGROUND REVIEW

another in the opposing direction, a voltage differential equal to the dc-bus voltage is achieved across the output; switching both legs in the same direction results in a zero output voltage. This provides three different voltage levels that can be generated across any two phase legs. The phase-legs are switched at high frequency, and a low pass filter (often just the load) is used to extract the required volt-second average voltage. This control strategy is known as Pulse Width Modulation, or simply PWM. The reference voltage that defines the required volt-second average is also time varying (typically a sinusoid), and hence creates the desired voltage waveform on the output.

Of course, in practice, the switches are not ideal, and the filter is typically a second order LCfilter. A practical example using IGBTs is presented in Figure 2.3b, and is the type of converter used for this research.


Modulation theory of power converters is now a mature field, and is taken as assumed knowledge in this research. A detailed discussion can be found in the text by Holmes and Lipo [43]. A nominal switching frequency of 5 kHz, with asymmetrically regular sampled PWM will be assumed, unless otherwise noted. Note that the nominal sample frequency of the control system will therefore be twice the switching frequency at 10kHz (i.e. due to the asymmetrical sampling)⁴.


Throughout this thesis the VSI is modelled in various ways, depending on the level of detail required. For the series control model developed and used in Chapters 4, 5, and 10, the VSI is modelled as a continuous linear gain, as it is assumed to always operate in the linear region (note that the LC filter is included in the model separate from the VSI). For the digital control research (Chapter 6) the linear gain model is still used, but also incorporates a transport delay to account for the regular sampled process. The UCPC verification simulation in Chapter 8 models the VSI as a whole, and includes the modulation strategy, IGBT characteristics, dc-bus components and values, LC filter elements, and all discrete sampling effects. The limitations of the linear VSI model are discussed and investigated in the low and medium voltage experimental work in Chapters 9 and 10, respectively.


2.2.2 Custom Power Topologies

The ability of a Custom Power system to combat various Power Quality problems depends on its topology. Figure 2.4 illustrates the more common Custom Power topologies. These topologies


2.2. CUSTOM POWER: POWER ELECTRONIC SOLUTIONS








(c) Series active / shunt passive hybrid topology





(e) Series-shunt active and shunt passive hybrid topology (i.e. UPQC)





Figure 2.4: Fundamental Custom Power topologies.

(a) Shunt (or parallel) active topology

(b) Series active topology



(d) In-line ac-dc-ac conversion topology (i.e. Online UPS)

(f) Series-shunt active topology (i.e. UCPC)

⁴For the MV DVR experimental chapter both 3 kHz and 5 kHz are tested using symmetrically sampled PWM. Therefore the sample rates for these tests match the switching frequencies.

contain either one or two converters, as well as additional tuned passive harmonic filters for some applications. It should be noted also that for some two converter topologies, the second converter may simply be a passive diode rectifier. Depending on the specific application the same topology can be used for different Custom Power systems, but with very different ratings, physical parameter values, and control objectives, their contribution to reducing Power Quality phenomena can vary significantly.

For example, the shunt topology in Figure 2.4a is used for Parallel (shunt) Active Filters (PAF), as well as for Static Compensators (STATCOM; also a FACTS device). It can be controlled directly for current injection, or indirectly for voltage stabilization/regulation. The series topology (Figure 2.4b) is used for the Series Active Filter (SAF) and for the Dynamic Voltage Restorer (DVR) using voltage feedback control. The series topology can also be used to control current, and is common in systems such as the active-passive Hybrid SAF (Figure 2.4c), where current regulation is used to isolate the passive filters from the source voltage, to improve and decouple their performance from the supply source impedance.

These topologies contain a single power electronic converter. Table 2.2 shows that most of the associated applications are only able to remove Power Quality problems from either the source current, or the load voltage - but not both. This is seen by the grey ticked boxes residing in either the source current compensation columns, or the load voltage compensation columns, but rarely in both.

A common topology for an Uninterruptible Power Supply (UPS) is the in-line topology (Figure 2.4d), with two converters, where the supply side converter may be either a passive rectifier (i.e. diode rectifier) or an active rectifier. With both converters active, this device can compensate for Power Quality problems in both the load voltage and source current. Alternatively, by extending the Hybrid SAF (discussed above) with an additional shunt converter (Figure 2.4e), load voltage control can be added to act simultaneously with the current harmonic compensation. This topology was first presented as the Universal Power Quality Conditioner (UPQC), and can also compensate for voltage harmonics and flicker. The shunt connection of the UPQC can be placed either upstream or downstream of the series injection transformer.

Removal of the passive components from the UPQC creates the unified fully active seriesshunt topology (Figure 2.4f) which is the subject of this research. With two active converters this topology has enough degrees of freedom to simultaneously attenuate most types of Power Quality problems from the source current and load voltage. While there is only a small amount of literature discussing control schemes to achieve this task, prior literature from the PAF, SAF,

NS

		Sou Cun Con	ent	Load Voltage <u>Compensation</u>											
	Primary Author	Initial Publication Year	Device Name	Simulated Results	Experimental Results	% Series Capability	Tuned Passive Filters	Marmonics	Unbalance	Harmonics (due to Vs)	Steady State Unhalance	Flicker	Steady State Fundumental	Sag	Swall
	Sasaki	1971	None	1	x	N/A	\checkmark		×	×	×	×	x	×	x
	Amentani	1972	None	\sim	1	N/A	*	1	×	×	×	¥	×	×	×
ک ا	Gyugyi	1976	Shunt AF	×	\mathbf{X}	N/A	*		×	×	×	×	×	×	×
Shu	Akagi	1986	Shunt AF	×	1	N/A	*	\mathbf{I}	×	×	×	x	×	×	×
Active Shunt	Grady	1991	APLC	×.,	×	N/A	×		×	×	×	*	×	×	×
Å	Akagi	1998	Shunt AF	×	1	N/A	×	×	×		x	*	×	×	X
	Cheng	2000	Shunt AF		1	N/A	\checkmark	. (×	×	×	×	×	×	×
	Mattavelli	2000	Shunt AF	×		N/A	×		×	×	×	x	×	×	x
	Gyugyi	1976	Series AF	×	×	NS	*		×	×	×	×	x	×	×
	Peng	1988	Hybrid Series AF	1	1	5%	\checkmark	\mathbf{V}	×	×	X	×	×	×	×
	Bhaltacharya	1993	Hybrid Series AF		4	4%	\checkmark	1	×	×	×	×	×	×	×
	Moran	1995	Hybrid Series AF	1	×	NS	\checkmark		×	×	\mathcal{L}	×	×	×	×
	Blajszczak	1995	Series AF	×	\mathbf{V}	NS		×	×		* ?	*7	×	×	*
	Aredes	1996	Series AF		×	NS		×	1	√ ?	X ?	*?	×	* ?	×
Ser e	Dixon	1997	Hybrid Series AF		1	NS	\checkmark	X	×	×	×	×	×.	×	×
Š	Stump	1997	DVR	1	×	50%	*	×	×	×	×	<u> </u>	×		4
Active Series	Fang	1998	DVR	×	√(2)	30-70% (1)	×	×	×	1?	×	* ?	1?	1	4
	Cao	1999	SPQC	1		14%	25	×	*	17	Y.	¥?	*?	Ý	X
	Woodley	1999	DVR	*		53%		×	×	×	×	*?	*		×
	Vilathgarnuwa	1999	DVR	1	×	100%	*	×	×	×	×	×	×		×
	Peel	2000	DVR	×	1	50%		×	× .	×	*	×	<u></u>		
	Svensson	2001	DVR		×	NS	*	×	×	17	t	×	×		*
	Nielsen	2001	DVR	1		50%	×	X	×	×	×) ×	×	[🖌	×

Table 2.2: Review of selected Custom Power research outlining the reported Power Quality compensation capabilities of the shunt (parallel) and series topologies (including passive hybrid topologies). Note that a grey background indicates the physical and compensation capabilities of each system which are preferred by this research.

Information Not Supplied in publication

UPS, DVR and UPQC systems have some direct relevance to this role, and will therefore now be individually reviewed.

2.2.3 Active Filters (AF)

The concept of injecting harmonic currents to cancel out unwanted harmonic currents was first introduced in 1971 by Sasaki and Machida [44], and also by Ametani in 1972 [45]. Both of these were only mathematical and simulation models, but in 1976 Gyugyi introduced the terminology "Active ac Power Filters" and produced laboratory results using pulse width modulated BJ1's [46]. This publication is commonly seen as the seminal paper in the field of Active Filters.

The two fundamental topologies are the shunt (or parallel) active filter (PAF) and the series active filter (SAF). All other topologies are either variations, combinations, or additions of these two forms, which primarily compensate for current and voltage, respectively. These basic structures have been shown already in Figure 2.4. Hybrid active filters are the combination of passive and active filters, and are primarily driven by the cost advantages that can be obtained using reduced rating components.

The shunt active filter is the simplest form of active filter to construct. It requires no external power supply (other than its shunt connection to the grid), and can be directly connected to the LV grid without the use of bulky and costly transformers. For these reasons the shunt active filter is the most common form of active filter in the literature, and also in the commercial environment [40] [47] [48]. There are literally hundreds of publications discussing purely shunt active filters (which is more than five times the amount of literature available on any of the other active filter topologies).

The most popular variation for the series topology is to include a passive filter system on the output. This means that the series converter can act as a harmonic isolator with a greatly reduced rating (as low as 4% of the load rating), while the cheaper passive filter elements absorb the main harmonic load currents. This is commonly reported as the Hybrid Series Active Filter [49]-[53] (Figure 2.4c). Whilst the small rating of the series converter greatly reduces the overall cost, the compromise is that the system is generally incapable of compensating for problems such as voltage sags, swells, unbalance, and fundamental voltage deviation. A number of hybrid active-passive topologies have been proposed in recent years and are systematically reviewed by Senini et al. in [54]. The series active filter has also been applied to directly control harmonic voltage in [55] and [56], although very little other literature has been reported for this application.

2.2. CUSTOM POWER: POWER ELECTRONIC SOLUTIONS

2.2.4 Uninterruptible Power Supplies (UPS)

Uninterruptible Power Supplies (UPS) are designed to provide an interruption free supply even during deep sags and full interruptions. Therefore, the UPS requires power components which are rated for the full voltage and power requirements of the load. The length of intercuption a UPS can handle depends on the energy storage capability of the device. A small UPS can provide power to a personal computer for hours (and even days in extreme cases); but as the required power rating increases, the capital and/or maintenance cost of the energy storage devices becomes prohibitive [57]. Large volume manufacturing of UPS systems at lower power ratings means the UPS is the most common form of Custom Power product on the market. There are three main UPS topologies currently available: the on-line UPS (Figure 2.4d), the off-line UPS (Figure 2.4a), and the line interactive UPS (Figure 2.4f with the shunt converter located on the load side of the series converter). Discussion of some of the line-interactive versions is included in Section 2.2.6, as this UPS type (which may use the unified series-shunt topology) is directly relevant to this research.

2.2.5 Dynamic Voltage Restorers (DVR)

The Dynamic Voltage Restorer (DVR) was proposed to reduce the maintenance and capital costs of UPS systems, and has a typical series converter rating of 15-50% of the protected load [58]-[63]. It is known that a large majority of sag and interruption events have a short duration and are relatively shallow in depth. Therefore, a DVR is expected to lower the net Power Quality cost to the consumer, since even though the capital cost is greatly reduced (because of the reduced rating of the system) the effectiveness of the solution is mostly maintained. Dugan et al. [64] estimate the cost of a DVR (with 50% injection) as \$300/kVA, versus \$500/kVA for a UPS. The DVR has maintenance costs of approximately 5% of the capital cost, while the UPS has maintenance costs of 15% of the capital cost (i.e. the UPS is five times more expensive to maintain when the difference in capital costs is also factored in) [64].

The cost of a DVR can vary depending on the voltage reference strategy used. The three common strategy types are: pre-sag compensation, in-phase compensation, and energy optimized compensation. The pre-sag scheme injects a voltage such that the load voltage remains at the same magnitude and phase as before the sag occurred (Figure 2.5). With in-phase compensation, the voltage magnitude is preserved at the load, but not the phase. The main difference between the two schemes is that the series injection rating for the pre-sag scheme must be higher to compensate for the phase jump. The third option is the energy optimized scheme, which injects




Figure 2.5: DVR control strategy options phasor diagram: Pre-sag compensation, In-phase compensation, and Energy optimized control. (Adapted from [58])

a voltage orthogonal to the sag voltage. This requires minimal real power to be supplied by the DVR, and hence the energy optimized scheme does not require a significant dc energy source. However, it still creates a phase jump and also requires a significantly larger series voltage injection system rating. Since grid connected thyristor based applications in particular are sensitive to phase angle jumps (e.g. Variable Speed Drives and Static Var Compensators) [22] [65], the energy optimized scheme is considered by some in industry [66] and academia (59] to be impractical for most installations. To compensate for sags without the load receiving a phase jump, real power injection must be supplied (at least initially) by the series injection system.

For the in-phase compensation strategy, the series injection capacity of the DVR provides a reasonable estimate of the level of sag that can be accommodated. However, this estimate should be progressively reduced for the pre-sag and energy optimized schemes, as they require a larger series injection capacity to compensate for the same sag levels.

The two common schemes for voltage control using a DVR are feed-forward (open loop), and feed-back (closed loop) control [58]. While both schemes have reported good to excellent sag compensation performance, neither of the proposed strategies have so far been shown to have good voltage harmonic compensation capability. The DVR generally only operates during a sag event, and is usually not operated in steady-state to provide harmonic voltage compensation. Furthermore, while the feed-forward control approach provides good dynamic response for fundamental voltage regulation, there will always be some output voltage error due to voltage drop in the LC filter and series transformer, and non-linearities in the converter (such as deadband). To overcome these problems some schemes have incorporated an inner deadbeat controller, but this suffers from "sensitivity to parameter variations, and dependence on load parameters" [63].

2.2. CUSTOM POWER: POWER ELECTRONIC SOLUTIONS

Closed loop voltage controllers typically use a Proportional-Integral (PI) regulator in the fundamental d-q rotating frame, which has a high resonant gain at the stationary frame fundamental frequency, and hence excellent steady-state performance. However, the control loop gain applied to the harmonics with this type of system is much smaller. For this reason, good harmonic compensation performance would not be expected from these control schemes if they were also to be used for steady state harmonic voltage compensation.

Svensson et al. [67] [68] presented simulations of a feedforward voltage harmonic compensation scheme for use with a DVR. However, this system has major limitations in practice. For harmonic compensation using a DVR (with say a 50% injection capacity) the controller must be able to accurately reproduce the harmonic compensation signal at modulation depths of much lower than 10%. Therefore, considering that the practical effects of deadtime, minimum pulse width, quantization, component tolerance, etc., will be significant at this modulation depth, the actual performance of this approach in a practical system is expected to be poor. These issues are considered further in Chapter 10.

Combined Series-Shunt Topologies 2.2.6

Since the combined series-shunt topology (Figure 2.4f) was presented by Moran in 1989 [70], the topology has been of particular interest for power system conditioning applications because of its inherent flexibility. The topology permits a range of specifically targeted Custom Power products to be integrated into a single unit. The shunt converter allows a mixture of reactive power, harmonic current compensation, voltage stabilization, flicker compensation and threephase current balancing, while the series converter can support fundamental voltage regulation, sag/swell compensation, harmonic current isolation, and harmonic voltage compensation.

The terminologies used for the combined series-shunt topology have become quite varied (possibly to the point of confusion). Some of the acronyms proposed include (in alphabetical order): APLC, LVRC, MUPC, PLC, UCPC, UPLC, UPQC, UPQM, UPS, and USSC. Table 2.3 summarizes these various alternatives. For FACTS applications, the terminology is much simpler, with the term Unified Power Flow Controller (UPFC) most commonly being used. However, UPFCs are designed for transmission lines (where bi-directional power flow is possible) and should not be confused with Custom Power systems which are designed for radial systems (i.e. distribution systems). For this reason, the UPFC and other transmission based unified systems (such as the Universal Active Power Line Conditioner proposed by Aredes et al. [69]) will not be discussed further in this thesis.

CHAPTER 2. BACKGROUND REVIEW

Acronym	Full Expanded Name	References		
APLC	Active Power Line Conditioner	[69]		
LVRC	Line Voltage Regulator/Conditioner	[70]		
MUPC	Multilevel Universal Power Conditioner	[71]		
PLC	C Power Line Conditioner			
UCPC	CPC Universal Custom Power Conditioner			
UPLC	PLC Universal (Active) Power Line Conditioner			
UPQC	Unified Power Quality Conditioner	[76]-[88]		
UPQM	Universal Power Qualtiy Manager	[89]		
UPS	Uninterruptable Power Supply	[90]-[94]		
USSC	Unified Series Shunt Conditioner	[95]		

Table 2.3: Existing acronyms for combined series-shunt Custom Power devices.

A comparison of the various proposed unified series-shunt schemes is presented in Table 2.4. This table shows that no single system has been reported that can simultaneously compensation for voltage/current harmonics, current/voltage unbalance, fundamental voltage deviations. voltage flicker, sags and swells. The system in this thesis aims to achieve the capabilities shown in the bottom row of the table, where all boxes in the columns are grey. Furthermore, most of the systems were found to have limited capability for direct regulation of load voltages to compensate for pre-existing harmonics in the upstream supply voltage – rather than merely reducing supply harmonics as a consequence of reduced source current harmonics. Most systems which have included facilities to compensate for these harmonics use either a feed-forward scheme (which, as discussed above, has practical performance problems) or a feed-back approach with limited gain on the harmonics. Both approaches lead to a less than acceptable performance. Selected proposed unified series-shunt schemes are discussed below to illustrate these points.

The most commonly reported combined series-shunt device is the Universal Power Quality Conditioner (UPQC) [77]. The UPQC is the combination of a series hybrid active filter, and a small shunt converter. The shunt converter allows small amounts of real power to be injected into the dc-bus, for use by the series converter, so that the system can compensate for voltage flicker as well as for current and some voltage harmonics.

Li et al. [75] proposed a unified hybrid system similar to that of a UPQC, but with an

2.2. CUSTOM POWER: POWER ELECTRONIC SOLUTIONS

Primary Author	Publication Year		its	tts.			Con					tai		i
	Initial	Device Name	Simutated Results	Experimental Results	% Series Capability	Tuned Passive Filters	Harmonics	Unba(ance	Harmonics (due to Vs)	Steady State Unbalance	Flicker	Steady State Fundumental	Sag	Swell
an I	1969	LVRC	×	1	18%	*	1	×	1	×	×	-	×	×
qi	1095	PLC	×	V	5%	\checkmark		×	×	×	×	×	×	×
a	1996	UPQC		\checkmark	5%	$\overline{}$		×		1	1	×	×	×
n	1997	UPS		1	25%	8 8 (1	4	¥?	12	X ?	1	1	\checkmark	1
jh	1998	UPQC		Sh.	NS	×	×.	×	1?	×	×	×	*	×
าเลก	1998	UPS	1	1	10%		1?		12	1	¥?	1	\mathbf{X}	1
nran	1998	UPS		\checkmark	10%		17		√?	1	X ?	1		
lin	1998	USSC	×	×	RP		RP	RP	RP	RP	RP	RP	RP	RP
des	1998	APLC/UPLC		×	NS	×	1	$\boldsymbol{\boldsymbol{\mathcal{L}}}$			×	1	√?	1?
thgamuwa	1998	UPQC	1	Se.	100%		1	1	17	\	Ħ	1		1
n	1999	UCPC	Sh.	×	RP	×	RP	RP	RP	RP	RP	RP	RP	RP
Silva	1999	UPS	1	×	100%	*	12	¥	V ?	\checkmark	* ?	1	1	
20	2000	UPQC	1	×	NS	\checkmark	1	1	\checkmark			×	×	×
bert	2000	MUPC	1	1	100%	. X	$\left[\mathbf{V} \right]$	×	×	1	×	1	1.	1
Silva	2000	UPS	1	×	100%	.	17	×	√?		¥?	1	A Case	1
	2000	UPLC	1	×	25%	1		1	17	1	1	17	\checkmark	1
nitwelly	2000	UPQC/DVR	1	×	90%	\checkmark	1	×	17	1		\checkmark	S.	
nitwally	2000	UPQM	1	×	18%	x	1		√?	4	1	1	×	×
an	2001	UCPC	1	×	DP	*	DP	DP	DP	DP	DP	DP	DP	DF
รม	2001	UPQC	1		50-100%			×	17	¥?	*?	1	1	1
en	2001	UPQC	1	×	RP	RP	RP	RP	RP	RP	RP	RP	RP	RF
en	2001	UPQC		Sh.	100%	*		*?	√?		×			1
aovac	2001	UPQC	17	*	NS	X		×	1			×		1
igh	2001	UPQC	×	1	10%	\checkmark		1	√?	1	×	×	12	
iady	2001	UPQC	\checkmark	×	30%	*	1	¥?	×	×	×	×	<u> </u>	
hady	2001	UPQC	1	×	NS	*			×	\checkmark	¥?	1	<u> </u>	1
njun	2002	UPQC	×	1	NS	×	17	1	√?		× ?			
rget		UCPC	I ✓	1	25-50%	×][_	17] 🗸	[/	1	1	v	V
	This f	form of compensation Not Supplie	tion see d in pul	ims lo blicalio mance	be possible n attributes :	, but is quoled	not qu vary	oted in	the pui	ate (ref plicatio	er to di N	scussi	n)	
	et √? ¥?	et ✓? Some ⊭? This i NS iofor:	et UCPC ✓? Some comp. of this type ¥? This form of compensal NS Information Not Supplie Provide Paper: Interform	et UCPC V? Some comp. of this type is pos x? This form of compensation see NS Information Not Supplied in pul Periode Paper: therefore period	et UCPC ✓ ✓? Some comp. of this type is possible, to x? This form of compensation seems to NS Information Not Supplied in publication Period Period Period Period	et UCPC ✓ ✓ 25-50% ✓? Some comp. of this type is possible, but perform #? This form of compensation seems to be possible NS Information Not Supplied in publication Performance attributes	et UCPC 25-50% X Y? Some comp. of this type is possible, but performance n X? This form of compensation seems to be possible, but is Information Not Supplied in publication Period Paper Underformance attributes quoted	et UCPC 25-50% x *? Some comp. of this type is possible, but performance not nece *? This form of compensation seems to be possible, but is not que Information Not Supplied in publication Periodic Participant therefore performance attributes quoted vary	et UCPC ✓ ✓ 25-50% ¥ ✓ ✓ Some comp. of this type is possible, but performance not necessarily This form of compensation seems to be possible, but is not quoted in Information Not Supplied in publication Performance attributes quoted vary	et UCPC 25-50% X / / / / / / / / / / / / / / / / / /	et UCPC V 25-50% & V / / / / / / / / / / / / / / / / / /	et UCPC ✓ 25-50% ¥ ✓ ✓ ✓? Some comp. of this type is possible, but performance not necessarily adequate (refer to di ¥? This form of compensation seems to be possible, but is not quoted in the publication NS Information Not Supplied in publication Perior Perior performance attributes quoted vary	et UCPC 25-50% x 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	et UCPC 25-50% × / / / / / / / / / / / / / / / / / /

Table 2.4: Review of combined series-shunt Custom Power research outlining the reported Power Quality compensation capabilities of each proposed device. Note that a grey background indicates the physical and compensation capabilities of each system which are preferred by this research.

 $\mathbf{24}$

Series Only

CHAPTER 2. BACKGROUND REVIEW

increased series rating to enable voltage regulation and sag/swell compensation whilst keeping the rating of the shunt converter small. However, as discussed in Sub-section 2.2.5, real power injection is required to compensate for sags without creating a voltage phase jump at the load. The small shunt converter does not have the capacity for this, and therefore the system is forced to use an energy optimized type controller [96] [97], which causes phase jumps during sag/swell events. This also means that the steady-state voltage regulation is limited, due to the increased requirement on voltage injection to provide the out of phase voltage. As with the majority of unified controller systems the proposed system has only been verified in simulation.

Elmitwally et al. [81] proposed another type of unified hybrid active-passive system to compensate for harmonics, voltage unbalance, and voltage flicker as well as to regulate the fundamental voltage. The series control system incorporates an inner current control loop with an outer fuzzy logic load voltage control loop. The results show that the total harmonic distortion (THD) of the load voltage increases, instead of decreasing, and is actually double that of the source voltage! A drop in the source voltage THD is claimed, but this is only due to the large reduction in source current harmonics achieved by the passive filters and series isolator combination. The results display acceptable voltage unbalance and flicker compensation, but the voltage sag response is very slow. Furthermore, the promise of simultaneous reactive power compensation, fundamental steady state voltage compensation, and sag compensation without phase jump contradicts the claim of a low rated shunt converter. The proposed system is once again only verified in simulation.

Table 2.4 indicates that line interactive UPS systems [90]-[94] may offer a more promising approach for a complete unified system. The shunt converter for these systems must be rated for the entire load rating and of course the systems require energy storage anyway (as discussed in Sub-section 2.2.4). However, the usual UPS control scheme requires that the series transformer has either a high leakage inductance or a separate inductance to be placed in series with the line [92], to give the shunt converter (which is run in voltage regulation mode) sufficient dynamic control over the load voltage. Unfortunately, the side effect is that the load voltage becomes quite sensitive to step changes in load current, as is clearly shown in the experimental results provided by Kamran et al. [92].

In principle it seems quite feasible for the series-shunt topology to resolve all types of Power Quality problems, with good performance. However, Table 2.4 and the related discussion above shows that this result has not yet been successfully achieved in any reported system.

2.2. CUSTOM POWER: POWER ELECTRONIC SOLUTIONS

2.2.7 Practical Implementation of Custon, Power Systems

The fundamental converter topologies used for Custom Power applications are similar to many other converter based applications, with the main distinguishing factor being the control systems used and their target outputs. Hence, the core focus of this thesis is the control systems used. The demand for a very accurate and fast response from the control system means that the practical implementation of these systems becomes critical -- especially when digital implementations are used. Hence, in this thesis the concept of 'control' is extended beyond theoretical algorithms to include practical aspects such as the digital implementation of the primary control systems, and the control of the converter protection systems.

The flexibility, reduced size and cost of fully digital implementations has created a shift from analog to digital signal processor (DSP) based power electronic applications. However, for many control systems, digitization can alter the expected behavior of the system if this process is not fully accounted for. Furthermore, the DSPs used in many power converters have a fixed-point architecture, which can further degrade the performance of the controller. A specific review of these problems is presented in Chapter 6, as a background to the solution proposed in this thesis.

The issue of converter protection for the series topology has also been mentioned in the literature as a major difficulty for practical systems. The literature provides only limited details of possible solutions to the problem [39] [49] [98] [99]. A fault protection scheme for series converters was presented in 1996 by Moran et al. [100] [101], but there are practical issues with the implementation of the proposed system. A review of this issue is included in Chapter 7, as a background to the solution proposed in this thesis. The issues of protection against all converter faults and the control of the series converter during start-up, fault recovery, and shut-down, are also considered in this chapter.

The voltage and power ratings of the UCPC need to be considered as well. These have been investigated for the DVR by Nielsen et al. [60] and Bollen et al. [102], but for these investigations the supply source was taken to be a passive shunt rectifier. Chen et al. [83] extended this work for the active series-shunt topology (which included tuned passive filters for the harmonic compensation), but only accounted for the steady-state power from the shunt. Chapter 3 re-develops this work to suit the UCPC, and extends the theory to incorporate the transient energy capabilities into the rating model.

Finally, transformer design has been identified as an important consideration for the series topology [99]. Series based Custom Power applications requiring fast and large injection voltages

CHAPTER 2. BACKGROUND REVIEW

(e.g. a DVR compensating for a sag) can easily saturate the series transformer if it is not rated for "twice the normal steady-state flux" [99]. The transformer design affects the control systems in two ways. Firstly, if a double transformer rating is not feasible, then the controller must be constrained to ensure that the converter limits the current into the transformer during saturation to stop over-current faults. Secondly, the design of the transformer governs part of the design of the control system for the series protection. Hence, some consideration of transformer design and its effect on the control system performance, is presented in Chapters 4, 9 and 10.

2.3 Summary

The chapter has reviewed the Power Quality problems faced by modern consumers, and categorized them into seven types. Types 2-6 were identified as appropriate for further consideration, while types 1 and 7 were identified as unlikely to be compensated using power electronics because of practical limitations. This review also provides a basis for the rating and control design considerations used throughout this thesis for the development of the proposed Custom Power application.

The chapter then reviewed VSI based Custom Power applications that have been reported in the literature to address Power Quality problems. The review showed that series based topologies offer improved potential for Power Quality compensation because of the increased capabilities of this type of system, and also identified a research gap in the area of the use of series based converters to accurately remove voltage harmonics from load voltages where they are caused by voltage harmonics upstream of the unit's insertion point. It was further recognized that a Custom Power application for radial systems that can combine this attribute with fast and accurate simultaneous compensation for voltage sags/swells/fundamental variation/unbalance/flicker and current harmonics/unbalance is the ultimate goal. The flexibility of the combined series-shunt topology shows promise in achieving this task, but improved control strategies need to be developed to achieve a completely effective solution.

Chapter 3 establishes the physical structure and control requirements of the combined seriesshunt based Custom Power device needed to achieve this ideal goal. The term Universal Custom Power Conditioner, or UCPC, is used for the proposed system. Chapter 4 then explores appropriate control schemes for the UCPC. Controller implementation issues of the UCPC are then expanded in Chapters 5, 6, and 7.

Chapter 3

でおりの言語のなどである。

The Universal Custom Power Conditioner (UCPC)

Chapter 2 has identified a need for research into a single Custom Power device, capable of compensating for Power Quality problems of types 2 through 6. For this research, it has been stipulated that the conditioner should be for radial systems, suitable for either LV or MV installations, and should be applicable to either three-phase or single-phase systems. The controller for the system should be fully digital to allow for upgrades, flexibility, and increase its tolerance to aging drift effects seen in analog systems. The system should protect downstream consumer loads from Power Quality problems in their supply voltage such as: harmonics, sags, swells, phase jump, flicker and unbalance. In turn, the currents taken from the grid supply should be regulated so that they remain free from harmonics and unbalance irrespective of the load currents drawn by consumers.

This chapter presents a general arrangement of a series-shunt topology to achieve these aims. The resulting system is termed the Universal Custom Power Conditioner, or UCPC. An overview of the UCPC concept is provided, including objectives of the series and shunt converters, physical components of the system, control system and feed-back/feed-forward parameter options, power/voltage/current ratings, and a brief discussion on the use of the UCPC in an electrical distribution system.

The concepts presented in this chapter are then applied in Chapter 4 to develop a control scheme for the topology. This control scheme is then further developed in Chapter 5 to ensure that the system can be applied to a single-phase system, and is also practically implementable.


Overall Objectives of the UCPC 3.1

Since it was first proposed [70], the unified series-shunt converter topology has been of particular interest for power system conditioning applications because of its inherent flexibility. The most appropriate terminology for the resulting device is the Universal Custom Power Conditioner, or UCPC. The term Universal Custom Power Conditioner (UCPC) was first used by Zhan et al. [73] to describe a general combination of existing Custom Power applications capable of compensating for a range of Power Quality problems [74]. The term UCPC has been adopted for this work instead of the more commonly used term of UPQC (Unified Power Quality Conditioner). because UPQC was originally used to describe the topology of a small rated series-shunt converter with larger rated tuned passive filters (a topology that only addresses some of the Power Quality goals considered in this research). In contrast, the work described in this thesis investigates a purely active approach (i.e. no tuned passive filters), and requires larger converter ratings to enable the compensation of larger voltage variations (such as sags). Therefore, the term UCPC defines a separation between the two approaches, and is more appropriate.

The operation of a UCPC in a distribution network is shown in Figure 3.1. The target objective of the control system is to ensure the downstream load sees a sinusoidal and balanced¹ voltage (of correct magnitude and phase), while the upstream grid supply sees a sinusoidal and balanced current¹. To achieve this result, the series converter compensates for supply voltage variations from the ideal, which include fundamental magnitude and phase, unbalance. sags, swells, harmonics and flicker, while the shunt converter compensates for deviations in the supply current from the ideal, which include harmonics and unbalance. The reasoning for this choice and segregation is detailed in Section 3.3.

The primary *harmonic* purpose of the series portion of the UCPC is to attenuate pre-existing voltage harmonics that are upstream from the connection point, since any voltage distortion caused by distorted load currents will be addressed by the load current filtering action of the shunt converter. However, even without the shunt active filter portion, the UCPC still has the capability to compensate for voltage harmonics caused by both upstream and downstream distortion sources, since it directly acts to regulate the load side voltage. In contrast, the shunt active filter portion operating in isolation will only remove voltage distortion caused by downstream non-linear load current, by removing these currents from the supply. However, when combined with the series filter section, it does alleviate some of the voltage compensation work for the series part of the system.

3.1. OVERALL OBJECTIVES OF THE UCPC



(UCPC) in a radial distribution system.

For purely sag compensation, when compared to a DVR, the continuous operation of the UCPC will have higher power losses, as the DVR only has conduction losses in its steady state mode. However, reducing harmonics in the upstream supply current is likely to somewhat reduce the distribution system losses, and may also lead to some reduction in losses in consumer equipment due to the less distorted voltage. Hence, the ability of the UCPC to regulate the fundamental voltage may achieve some reduction in distribution losses that counteract the increased steady state losses of the device. Whether the resultant losses are higher or lower will depend on the distribution system, the magnitude of existing harmonics, the efficiency of the chosen converters, and many other parameters. This issue is not pursued further in this research.

Figure 3.1: Overview of the operation and placement of a Universal Custom Power Conditioner

¹Note that for single-phase systems, balancing is not required, since there is only one voltage and current path.

CHAPTER 3. THE UNIVERSAL CUSTOM POWER CONDITIONER (UCPC)

Physical Components of the UCPC 3.2

Figure 3.2 illustrates the major physical components of the proposed UCPC. The physical components can be broken up into four sections; (a) primary power components, (b) ancillary power components, (c) measurement hardware, and (d) controller hardware, and each of these sections are discussed in detail in later chapters of this thesis.

The parameter values for the series components are denoted by the subscript SAF (i.e. Series Active Filter), and for the shunt parameters the subscript PAF (i.e. Parallel Active Filter) is used. The voltage at the supply voltage terminals is V_T , while the source voltage (i.e. the voltage behind the supply impedance) is denoted by V_S . The load voltage is identified as V_L .




Figure 3.2: Physical components of the Universal Custom Power Conditioner (UCPC).

3.2. PHYSICAL COMPONENTS OF THE UCPC

3.2.1 Primary Power Components

The primary power components are the power converter elements that are essential to the operation of the UCPC. Many of these elements exist in both the series and shunt topologies and are identified throughout this work using the SAF and PAF subscripts, respectively. The major components are:

• Series topology components

- Voltage Source Inverter (VSI)
- Filter inductors $(L_{F,SAF})$
- Filter capacitors $(C_{F,SAF})$
- Coupling transformer
- Shunt (parallel) topology components
 - Voltage Source Inverter (VSI)
 - Filter inductors $(L_{F,PAF})$
 - Filter capacitors $(C_{F,PAF})$
- Dc-bus capacitance

The term voltage source inverter includes the IGBTs, high frequency capacitors, heatsinks, bleed-resistors, and bus-bars and is described in detail in Chapter 9. (Note that the gate driver is taken as part of the controller hardware.) The design and effect of the LC filter parameters is described in Chapter 4, while all the magnetic components are discussed further in Chapter 9.

3.2.2 Ancillary Power Components

The ancillary components can vary depending on exactly how the UCPC is constructed. They include soft start contactors and relays, switch mode power supply (SMPS) for the controller hardware, converter/system protection elements, EMI components, cabling, connectors, and of course the UCPC housing. All of these components are discussed with the experimental work in Chapter 9, while Chapter 7 describes in particular the protection elements and their control.

3.2.3 Analog Measurement Hardware

The current and voltage measurements required by the UCPC are:

- Current measurements
 - Load current (used by shunt converter)
 - Shunt converter current (used by shunt converter)
 - Series converter current (used by series converter)
- Voltage measurements
 - Supply terminal voltage (used by both shunt and series converters)
 - Load voltage (used by series converter)
 - Dc-bus voltage measurement (used by both series and shunt converters)

Measurement of the voltage and current parameters is a critical part of the signal path, since the accuracy and performance of the system is dependent on the measurement quality. For all experimental work, currents were measured using hall effect sensors (i.e. LEMs), while voltages were measured using resistive dividers, followed by differing forms of additional isolation. The measurement devices used for the LV and MV experimental work are described in Chapters 9 and 10, respectively.

3.2.4 Controller Hardware

The controller hardware includes all the components from the raw analog measurement inputs to the inputs of the gates of the IGBTs. This includes analog conditioning, analog to digital conversion (integrated with the DSP for the LV experimental work), the DSP controller, and the IGBT gate drivers. The controller hardware also includes interface circuitry to allow interaction with the operator. This includes some (or all) of the following components: RS-232/485 serial interface, front panel buttons or keypad, or LCD. Dedicated controller hardware for the series protection system is also required and is discussed in Chapter 7. The remaining components are detailed in the experimental Chapters 9 and 10.

3.3. CONTROL CONCEPTS FOR THE UCPC

Control Concepts for the UCPC 3.3

The control system of the UCPC can be broken up into separate controllers for the shunt and series converters, provided the two schemes are only loosely coupled. Coupling between the converters can occur in two ways. Firstly, the converters connect via a common dc-bus, and therefore only one of the two controllers can have direct control over this parameter. This role is typically taken by the shunt controller, since demanding real power injection from the series converter will result in a magnitude and/or phase variation of the load voltage. However, due to the large capacitance used on the dc-bus, its voltage only varies slowly (compared to the other parameters in the system), and it is therefore unlikely to cause any significant coupling between the two controllers. The second possible form of coupling is between the two converter outputs. Both series and shunt topologies can regulate the system voltage or current to some degree. However, both cannot regulate the same quantity if they are to operate de-coupled. Therefore, the only two options are:

Hybrid based series-shunt solutions typically implement the second option, with the series converter acting as an isolator of current harmonics, and forcing such currents into the tuned harmonic passive filters. The shunt converter then controls the power flow (via dc-bus regulation), and some other functions. Line interactive UPS systems incorporating the series-shunt topology also typically use the second option, as when the voltage is lost the full rated shunt converter must regulate the load voltage. However, it is more common to make a shunt active filter regulate current and operate using the first option [40] [47] [48], with only a small number of alternatives having been reported as using voltage harmonic regulation/damping [103] (i.e. the second option). Lastly, the series based dynamic voltage restorer (DVR) system uses option 1 and directly regulates the load voltage [60]-[63].

The shunt converter can directly inject currents into a system (assuming a stiff supply), but can only alter the load voltage indirectly by changing the current in the grid. Likewise, the series topology can directly alter the load voltage, but can only affect the supply current indirectly (i.e. by the current drawn by the load varying because of the voltage change). Hence, it seems likely that the best performance will be gained by using the direct regulation approach as shown in Figure 3.3 (i.e. option 1 with series converter voltage regulation and shunt converter current regulation). This is the approach investigated in this research.

1. Series regulation of the load voltage and shunt regulation of the supply current.

2. Series regulation of the supply current, and shunt regulation of the load voltage.




Figure 3.3: General structure of the control scheme of the Universal Custom Power Conditioner.

3.3.1 Voltage Regulation of the Series Converter

The series converter regulates the downstream load voltage to match a target sinusoidal reference. The difference between the upstream supply voltage and the target load voltage is injected by the series converter, and must be tightly controlled to ensure that the voltage harmonics and other disturbances are cancelled. The two available control variables are the supply and load voltages. The supply voltage is the disturbance and the feed-forward parameter. The load voltage is the target, and the feed-back parameter. For good transient response feed-forward is the better option, as it can directly produce the required volt-seconds output as required at the output of the VSI. This is the method used by most DVRs [57] [61] [62]. However, due to the voltage drop across the filter inductance and also because of the series transformer, the injected voltage will have some small errors. For harmonic voltage compensation, high magnitude and phase accuracy is required, yet the modulation depths are likely to be very low (e.g. typically around 1%-10% for a series converter with 0.5 p.u. injection capacity). Therefore the performance is expected to be greatly limited by effects such as digital sampling delays, dead-time, minimum pulse widths, PWM timer resolution, etc., as well as the filter voltage drop errors al-

3.3. CONTROL CONCEPTS FOR THE UCPC

ready mentioned. Hence, feed-back of the load voltage is also required to achieve an acceptable level of steady-state error - especially for compensation of smaller magnitude Power Quality conditions such as voltage harmonics and unbalance. Figure 3.3 presents an overview of this scheme. Note that the measurement of the dc-bus voltage is passed into the PWM generation block. This allows the PWM modulation depth to be calculated based on the instantaneous dc-bus voltage, to ensure that it always produces the required volts-seconds output. This is called dc-bus compensation in this thesis. It also has the advantage of keeping the control loops independent of variations in the dc-bus voltage, which further minimizes any interaction between the series and shunt control schemes that may occur through this link.

Current Regulation of the Shunt Converter 3.3.2

The shunt converter regulates the upstream supply current so that it remains balanced and free from distortion. The two control variables are the load and supply currents. The load current contains the disturbance, and is the feed-forward parameter. The supply current is the target, and is the feed-back variable. However, unlike the series converter, a feed-forward control loop cannot be implemented directly, because the desired output is a current, yet the demanded output of a VSI is voltage. Therefore, an inner current loop is required to implement this role. Once more, it must be decided which of the two variables to use (or both). For this research only the feed-forward (i.e. load current measurement) option is used (Figure 3.3), so the shunt converter measures the actual load current, and injects a current to cancel out any unwanted harmonics and unbalance. If correct cancellation is achieved, then only a sinusoidal balanced current will be drawn from the supply.

Feed-forward compensation has been chosen for the following reasons. Firstly, the allowable limits on individual current harmonics are higher than for voltage harmonics [21], and (assuming good regulation by the inner current loop) a feed-forward method only should be capable of meeting these limits. Using feed-forward current regulation means that it will have no stability problems (assuming the inner current loop is stable), and this reduces control interaction between the series and shunt controllers. Current measurement is also typically more expensive than voltage measurement, and a reduced number of current sensors is to be preferred (compared to the alternative of measuring both load and supply currents). Finally, the compensation current for typical diode/thyristor rectified loads generally contains sharp transitions, and can vary significantly from cycle to cycle. This type of load is better suited to a feed-forward based control system.

3.3.3 Combined Series-Shunt Operation of the UCPC

Power flow is the major joint task conducted between the series and shunt converters, and is essential for them to achieve their respective objectives. The bi-directional power flow capabilities of both the series and shunt converters are utilized by the UCPC. The series converter can either increase or decrease the load voltage, which will in turn absorb or inject power from/to the dc-link, respectively. This power flow is then moved from/to the distribution system via the shunt converter. The dc-bus of the UCPC connects the series and shunt converters and balances the power between the two converters. The shunt converter demands real power from the grid to regulate the dc-bus to a pre-determined value, which then creates the power flow required by the series converter.

The placement of the shunt converter either upstream or downstream of the series converter can greatly vary the ratings of the converters, because of the different requirements of the two options during deep transients (such as voltage sags). This is discussed in more detail later in this chapter. However, the conclusion for this research is that the shunt converter location was chosen to be upstream of the series converter (Figure 3.3).

So far the coupling between the series and shunt controllers has been separated into the dcbus interaction discussed above, and interaction via the target grid parameters of each controller. The target regulation parameters of each controller, and the feed-forward controller only on the shunt converter, have been chosen to minimize this interaction. However, some interaction will still exist. For example, if the shunt converter compensates for distortions in the load current. these distortions will be removed from the supply current. This will, in turn, minimize the supply voltage harmonics created because of harmonic voltage drop across the supply impedance. The series controller will then compensate for this change in load voltage conditions, which may vary the current drawn by the load. This current variation is then detected by the shunt converter and the interaction loop is complete. However, since this loop depends on parameter changes which are expected to only be very small (e.g. even a large change in supply current should only create a small variation in the supply voltage), then the overall problems caused by this interaction are expected to be minimal. Hence the approach that has been used was to design and develop the series and shunt controllers separately for the majority of the work presented in this thesis. Then the operation of the two systems was verified as a combined unit, in both simulation and experiment, as described in Chapters 8, 9, and 10.


3.4. RATINGS AND INJECTION CAPABILITIES OF THE UCPC

3.4 Ratings and Injection Capabilities of the UCPC

The capabilities of the proposed UCPC are determined by the ratings of the primary power components. Voltage sags are the primary issue with regard to the power, voltage and current ratings of the UCPC, since all other Power Quality conditions typically require much lower ratiugs.

Chapter 2 identified that a Dynamic Voltage Restorer (DVR) typically has half the power rating, and contains much smaller storage elements than does an Uninterruptable Power Supply (UPS). It is therefore approximately 40% cheaper than the UPS, and also has maintenance costs which are five times less. Also, the discussion in Chapter 2 identified that the reduced rating does not equate to a similar reduction in sag compensation capabilities, because a large majority of sags are relatively shallow. Hence, a voltage injection capability of no more that 0.5 p.u. was chosen for the series component of the UCPC developed for this project.

This section investigates in detail the compensation limits that are feasible for the proposed UCPC. In general, the voltage compensation depth and duration are limited by both the series injection voltage, and the available power flow to the series converter. This flow is regulated by both the maximum current of the shunt converter (I_{PAF}) and the storage capacity of the dc-bus (Figure 3.4). The limits are investigated and linked to obtain the net sag compensation capabilities of the UCPC with respect to depth $(V_{T,SAG})$, phase (ϕ_{SAG}) , and duration (t_{SAG}) , of the voltage event, as well as the load current magnitude (I_L) and load phase angle (ϕ_L) . Finally, the limits of the UCPC are correlated with the equipment susceptibility limits and the probability of sag events, to estimate the compatibility of the proposed Custom Power device with consumer loads.



injection capabilities investigation.


Figure 3.4: Simplified UCPC circuit diagram outlining terminology and polarities used for

CHAPTER 3. THE UNIVERSAL CUSTOM POWER CONDITIONER (UCPC)

3.4.1 UCPC Sag Injection

As discussed above, a series injection capacity (V_{SAF}) of 0.5 p.u. was chosen, and the same limit was also imposed on the shunt converter current (I_{PAF}) to maintain a more feasible overall system cost. The remaining limit is the short-term energy capacity of the capacitors, and this is determined by the difference in stored energy between the dc-bus voltage (V_{DC}) before the event and the minimum allowable voltage to which the dc-bus can reduce while continuing to compensate.

Chapter 2 discussed the three primary methods used by a DVR to compensate for sags. The proposed UCPC uses a combination of the In-phase and Pre-sag compensation methods (Figure 3.5). Full details of the control scheme are provided in Chapter 4, but for this investigation it should be noted that the Pre-sag method is initially used, then the UCPC slowly shifts towards the In-phase compensation method for steady-state voltage magnitude variations. However, the injection and rating calculations are only developed here for the Pre-sag method, as the ratings for the In-phase method can be easily derived from these results by setting the phase jump angle (ϕ_{SAG}) to zero.



(a) Pre-sag compensation phasor diagram.

(b) In-phase compensation phasor diagram.

Figure 3.5: Phasor diagrams for compensation of voltage sags using Pre-sag and In-phase compensation.

3.4.2 UCPC Steady-State Power Flow

During a voltage sag, real power is injected into system by the series converter, and has a magnitude given by

$$|P_{SAF}| = \sqrt{3} |V_{SAF}| |I_{SAF}| \cos\left(\phi_{SAF} - \phi_L\right), \qquad (3.1)$$

where the series converter current is equal to the load current (on a p.u. basis), ϕ_{SAF} is the phase angle of the series injected voltage relative to the pre-sag voltage, and ϕ_L is the load

3.4. RATINGS AND INJECTION CAPABILITIES OF THE UCPC

current phase angle relative to the pre-sag voltage. This power flow must come from either the dc-bus storage capacitors, or the shunt converter. The power supplied by the shunt converter is given by

$$|P_{PAF}| = \sqrt{3} |V_{T,SAG}| |I_{PAF}|.$$
(3.2)

Under steady-state conditions the dc-bus voltage should remain stable, and therefore all the power should be derived from the shunt converter, so that

(Note that the negative sign is due to the sign convention presented in Figure 3.4.) The reactive power flow out of the series converter is given by

$$|Q_{SAF}| = \sqrt{3} |V_{SAF}| |I_{SAF}| \cos\left(\phi_{SAF} - \phi_L\right), \qquad (3.4)$$

and is provided by the converter. On the other hand, since the shunt converter current is always in phase with the supply terminal voltage (V_T) , its reactive power flow is simply

 $|Q_P|$

of primary interest, and this is investigated in the following sub-section, 3.4.3.

For the shunt converter, the current is not limited by the load current (unlike the series converter), and it can therefore easily become quite large under certain circumstances. For example, if 0.5 p.u. real power is required by the shunt converter, and a voltage sag of 0.2 p.u. exists, then from (3.2) the shunt converter current required is 1.4 p.u. (i.e. nearly three times the required power). However, the shunt converter voltage rating is directly linked to the system voltage, and is unlikely to see such extremes. Therefore, for the shunt converter, only

$$= -|P_{PAF}|. \tag{3.3}$$

$$|P_{AF}| = 0.$$
 (3.5)

The power ratings of VSIs are primarily based on their converter current, and the maximum operating dc-bus voltage (Chapter 9). The dc-bus voltage is boosted from the rectified value by the shunt converter, and a default boost of 20 % was chosen for this investigation (i.e. 700 V_{dc} for a 415 V_{ac} nominal grid voltage). For the series converter the primary referred current is equal to the load current, and therefore its power rating is determined by the series transformer ratio. This ratio then determines the voltage injection capabilities of the UCPC, which in turn limits the sag compensation. Therefore, for the series converter, only the injection voltage (V_{SAF}) is

CHAPTER 3. THE UNIVERSAL CUSTOM POWER CONDITIONER (UCPC)

the injection current (I_{PAF}) is of primary interest, and this is also investigated in Section 3.4.4.

Finally, to overcome any possible power delivery limitations of the shunt converter, the stored energy in the dc-bus can also be taken into account for short term sags. Under these circumstances the shunt converter is current limited, and the additional energy comes from the dc-bus capacitor storage. The power balance in (3.3) now becomes invalid, but the sag compensation abilities also become time dependant.

3.4.3Series Voltage Injection Requirements

From the phasor diagram shown in Figure 3.5 the required voltage injection for the Pre-sag compensation method is

$$|V_{SAF}| = \sqrt{|V_L|^2 + |V_{T,SAG}|^2 - 2|V_L||V_{T,SAG}|\cos(\phi_{SAG})}, \qquad (3.6)$$

where the In-phase requirement is given by substitution of $\phi_{SAG} = 0$. The series voltage injection phase angle can then be derived to be

$$\phi_{SAF} = \arccos\left(\frac{|V_L|\cos(\phi_{SAG}) - |V_{T,SAG}|}{\sqrt{|V_L|^2 + |V_{T,SAG}|^2 - 2|V_L||V_{T,SAG}|\cos(\phi_{SAG})}}\right) + \phi_{SAG}.$$
 (3.7)

Figure 3.6 presents these results in graphical form, and shows that a system with a series injection capability cannot compensate for voltage sags with phase jumps of more than 30°. irrespective of the sag depth. However, for voltage sags with phase jumps between 0° and 25° , sags depths of 0.5 p.u. to 0.65 p.u. are possible, respectively. Note that the sag voltage that can be compensated is independent of the load current parameters.

3.4.4 Shunt Current Injection Requirements

Under sag conditions (assuming no energy storage contribution), using (3.1), (3.3), and (3.6), the required shunt converter current is found to be

$$|I_{PAF}| = -\frac{|I_L|}{|V_{T,SAG}|} \sqrt{|V_L|^2 + |V_{T,SAG}|^2 - 2|V_L| |V_{T,SAG}| \cos(\phi_{SAG})} \cos(\phi_{SAF} - \phi_L). \quad (3.8)$$

From this equation the relationship between the required current, voltage sag depth and phase jump is shown in Figure 3.7. As can be seen for a 0.8 p.u. load current, a shunt converter capable of only 0.5 p.u. current injection can sustain sufficient power delivery for voltage sags as deep as approximately 0.6 p.u.. Comparison of Figures 3.6 and 3.7 shows that for equivalently

3.4. RATINGS AND INJECTION CAPABILITIES OF THE UCPC




Figure 3.6: Required series voltage injection of the UCPC during voltage sag conditions (i.e. varying depth and phase jump).




Figure 3.7: Required shunt currnet injection of the UCPC during voltage sag conditions (i.e. varying depth and phase jump), with 0.8 p.u. load current.

CHAPTER 3. THE UNIVERSAL CUSTOM POWER CONDITIONER (UCPC)

rated series and shunt converters (i.e. 0.5 p.u.), the limiting factor for steady-state voltage compensation is the shunt converter. However, this is not always the case under transient conditions when the dc-bus storage facilities are taken into account, as will now be shown.

3.4.5 Equating Energy Flow Constraints

When the required current of the shunt converter of the UCPC exceeds its maximum rating, the control system will limit the current to the largest steady-state permissible value. Under these conditions the series converter will continue to demand real power, which will be supplied from the energy storage of the dc-bus (Note that the dc-bus voltage is no longer regulated by the shunt converter due to the current limiting). The power flow out of the dc-bus is then given by

$$P_{DC,NET} = P_{PAF} + P_{SAF}.$$
(3.9)

The UCPC must stop compensating once the dc-bus voltage reaches $V_{DC,Min}$. Therefore, the maximum energy deliverable by the dc-bus is

$$\Delta E_{DC} = \frac{1}{2} C_{DC} \left(V_{DC,Nom}^2 - V_{DC,Min}^2 \right).$$
(3.10)

Combining (3.9) and (3.10) results in a maximum permissible sag duration of

$$t_{SAG,Max} = \frac{C_{DC} \left(V_{DC,Nom}^2 - V_{DC,Min}^2 \right)}{2P_{DC,NEF}}.$$
 (3.11)

Figure 3.8 presents the combined compensation capabilities of the UCPC with 0.5 p.u. rated series and shunt converters, and dc-bus storage capacity equal to the experimental system in Chapter 9 (i.e. 7.05 mF). These results account for the following: voltage injection limits, current injection limits, dc-bus storage usage, voltage sag depth, voltage sag phase jump, as well as for both the Pre-sag and In-Phase sag compensation control methods. Note that for longer duration sags, the compensation method approaches the In-Phase alternative, hence allowing for continuous voltage variations as deep as 0.62 p.u. (and is limited by the shunt converter rating). For very short duration sags, the compensation limit is the series injection voltage previously discussed, and is not based on energy restrictions.

3.4. RATINGS AND INJECTION CAPABILITIES OF THE UCPC




Figure 3.8: Maximum sag compensation capabilities of the UCPC with respect to; time (t_{SAG}) , sag depth $(V_{T,SAG})$ and phase jump (ϕ_{SAG}) , with a unity target load voltage and a 0.8 p.u. load current.

3.4.6 Compatibility Limits for UCPC Protected Equipment

The calculations so far in this section have assumed an ideal target load voltage (i.e. 1.0 p.u.). Appendix A shows that consumer equipment has a voltage susceptibility limit which varies significantly depending on the equipment. The majority of equipment is shown to be able to handle sags of 0.8 p.u., or less, without affecting its operation, and ITIC (previously CBEMA) limits recommend that consumer equipment be able to withstand sags of this depth for up to 10 seconds. Therefore, whilst the UCPC may not be able to fully compensate for sags deeper than 0.5 p.u., partial compensation of deeper sags may still achieve the objective of avoiding misoperation of consumer equipment.

Figure 3.9 shows the compensation limits for different target load voltages. For a target load minimum voltage of 0.8 p.u. the compensation range is dramatically improved. For this same target load voltage Figure 3.10 shows an updated version of the net compensation capabilities of the UCPC (compared to Figure 3.8), where a large increase in the range of operation of the UCPC has been achieved.

Sag measurement data from an extensive EPRI study [20] (see also Appendix A) has shown that a large majority of events have sag depths no lower than 0.5 p.u.. However, this data does




Figure 3.9: Maximum sag compensation capabilities of the UCPC (maximum 0.5 p.u. voltage injection) with respect to sag depth and phase jump, with varying minimum load voltage (V_L) equipment susceptibility limits.




Figure 3.10: Maximum sag compensation capabilities of the UCPC with respect to time (t_{SAG}) , sag depth $(V_{T,SAG})$ and phase jump (ϕ_{SAG}) , with a target load voltage of 0.8 p.u. and a 0.8 p.u. load current.

3.4. RATINGS AND INJECTION CAPABILITIES OF THE UCPC

H. LEWING AND

not indicate what phase jumps are associated with the measured sags. Bollen et al. [65] note that whilst phase jumps over 10° are quite plausible, the existence of phase jumps "exceeding 45° seems very unlikely". Therefore, assuming that the majority of phase jumps associated with the voltage sags are less than 30°, the proposed UCPC with 0.5 p.u. series and shunt power ratings is expected to be able to provide effective supply quality compensation for consumer equipment for 85-90% of voltage sag events.

3.4.7 Series-Shunt Orientation Options

So far it has been assumed that the series-shunt orientation places the shunt converter upstream of the series converter. An alternative option is to place the shunt converter downstream of the series converter. This has the advantage for the shunt converter of a linear relationship between the required power and the demanded current, as the downstream voltage should always be kept at 1 p.u. magnitude by the series converter. However, the disadvantage is that the series converter must now be rated to handle both the load current, and the shunt converter current. For a series converter with 0.5 p.u. power rating, the design current is no longer 1 p.u. (as it was previously), and the resulting voltage injection capacity is therefore reduced to be much lower than 0.5 p.u.. Elmitwally et al. [89] showed that the difference in Power Quality compensation characteristics between the two orientation options is very minimal. For these reasons, placement of the shunt downstream of the series converter is not considered further in this research.

CHAPTER 3. THE UNIVERSAL CUSTOM POWER CONDITIONER (UCPC)

3.5. NETWORK PLACEMENT OF THE UCPC

Network Placement of the UCPC 3.5

The diverse nature of distribution systems means that even if Power Quality problems are improved at one point in the network, this will not necessarily provide adequate compensation for the surrounding loads - irrespective of the effectiveness of the unit at its own installation point. Therefore, even though the focus of this work is on the control of one UCPO, it is important to identify situations where the system is a viable Custom Power alternative. Placement of the UCPC is considered here via a qualitative discussion using an example distribution system (Figure 3.11). The radial power system is constructed to suit the discussions, but incorporates actual parameter values and situations found in distribution networks in outer metropolitan Melbourne, Australia [104]. For this discussion the UCPC is initially assumed to create a pure sinusoidal voltage at its load side voltage terminals and a sinusoidal supply current (how to achieve this task discussed further in Chapters 4 and 5).


The loads in the Figure 3.11 are separated into four subgroups:


- 1. A residential load group (Load 1);
- 2. A single MV customer with a large motor load (Load 2);
- 3. A mainly commercial load group which draws high levels of harmonic currents and is sensitive to flicker and sags (Load 3); and
- 4. A mainly industrial area which includes flicker producing arc furnaces, and has processes which are sensitive to sags as well as motors whose aging profile is sensitive to voltage unbalance and voltage harmonics (Load 4).

The fault (and hence sag) conditions considered are:

- 1. Single-phase impedance faults to ground due to trees close to the long 10km feeder F4 (Fault 1);
- 2. A three-phase short circuit fault on the feeder F10 (Fault 2);
- 3. a two-phase fault on the spur off feeder F4 (Fault 3); and
- 4. Sags due to faults in the transmission system.

A number of UCPC placements have been considered, and are identified by UCPC 1 through UCPC 6 in Figure 3.11. Each placement option is discussed in turn below.





Load 3: Mainly commercial customers.

The placement of UCPC 1 is unsuitable for many reasons. Firstly, the device would provide no sag protection for the commonly occurring downstream faults on the long feeder (Fault 1), and its internal protection mechanism is likely to remove the UCPC from operation during these events. (The fault level at the point of installation is a major design consideration for the protection elements of the series portion of the UCPC. Higher fault current levels may increase the overall cost of the device, and should be taken into account. This is discussed further in Chapter 7.) The large harmonic currents from Loads 3 and 4 will create a significant harmonic voltage drop down the feeder, which will work against any benefits of the harmonic voltage compensation as seen further downstream. This also applies for flicker and unbalanced loads. Finally, one major advantage of this placement would be regulation of the fundamental line voltage of the feeder. However, there are likely to be existing automatic tap changers in the Zone Substation that can perform this role, and there are also cheaper alternatives for purely fundamental voltage regulation.

Of the remaining placement options considered, UCPC 2 requires the largest power rating as it is located on the feeder itself, with UCPC 3, which is located on the feeder spur, being the second largest. The remaining locations UCPCs 4 through 6 are located on load groups and have the smallest ratings. If the implementation of a UCPC of the required rating of UCPC 2 is feasible (if not already, advancing technology dictates that it soon will be), then this device would protect all the loads on the entire feeder from all sags (as deep as 0.5 p.u.) created on the upstream feeder (Fault 1), adjacent feeder (Fault 2), as well as any sags originating from the transmission system. However, it may not protect loads from sags caused by the starting currents of the large motors in Load 2. This protection would depend on whether the installed UCPC has a high enough rating to handle these currents, and also on the voltage drop caused by these currents across the impedance between the UCPC and the motor loads. With a relatively close proximity to the load groups 1 to 4, the ability of the UCPC to supply a harmonic/unbalance/flicker free voltage to these loads is quite promising (depending on the impedance between it and the loads). The main problem lies with its adequate protection from the other loads on the feeder (shown by the dashed lines). If these are not closely located, then justification for this large power rating to cover all the loads diminishes, and placement on just the spur may be more beneficial. Due to the long feeder, the voltage regulation capacity of the UCPC is also quite attractive.

Note that no option has been provided for installation to protect the purely residential consumers. This stems from the reality that, unless mandated to do so by the regulating body,

3.5. NETWORK PLACEMENT OF THE UCPC

it is unlikely that this load group can create any financial justification for a sole installation. The location of UCPC 3 has the advantage of protecting this residential load group, and by also protecting the commercial and industrial consumers, a financial justification for the installation may be achieved. The location is close enough to Loads 1, 3 and 4 to provide adequate voltage supply quality compensation (especially to Loads 1 and 4), and can also protect these loads from sags caused by the motor starting currents in Load 2. This positioning isolates the Power Quality problems of the load group from each other by directly regulating the common voltage point they share. Thus, the flicker from the industrial load should not affect the commercial buildings, and the harmonic and unbalanced current from the commercial buildings should not affect the motor loads in the industrial load group. UCPC 3 is still ineffective for downstream faults (e.g. Fault 3), but such faults have a much smaller probability in comparison to the upstream faults listed in this particular example.

Locations UCPC 4 and 5 both protect a particular load group, and will therefore have much lower individual power requirements than UCPC 3. Their location is also closer (although only marginally) to the loads and hence should provide slightly better voltage regulation. Location UCPC 4 protects the commercial buildings from nearby flicker sources and sags, and also protects the nearby loads from voltage harmonics caused by the non-linear commercial loads (i.e. PCs, VSDs in air-conditioning units, lighting ballasts, etc.). Location UCPC 5 protects the industrial loads from voltage harmonics, unbalance and sags, and also removes any harmonic supply current distortion caused by the industrial loads.

Location UCPC 6 is positioned similarly to UCPC 5, but differs in that it is a LV installation (not MV, as have been considered to date). The per unit losses for a LV installation will be slightly larger than those for a MV device (primarily due to the increased transformer losses), and the installation of one MV device is likely to be cheaper than many LV devices [60]. However, the advantages of a LV version is that lower short circuit fault levels make protection of the UCPC easier and cheaper, and the voltage isolation costs and size are significantly reduced. Whilst a LV connection will provide the same types of compensation as listed for UCPC 5 (the MV location), care must be taken to ensure that the impedance between the installation point and any non-linear voltage stiff loads (i.e. diode rectifiers with capacitive loads) is not too small. If the low voltage connection point is regulated to be a perfect sinusoid, then this will create a near zero impedance condition, and excellent voltage profiles are seen by the consumers load. The consequence is that these voltage stiff loads may demand significantly higher harmonic currents. As the shunt active filter attempts to compensate for these currents to protect the upstream

load, other downstream problems may arise. (Note that this situation will arise with any device that compensates to create a highly sinusoidal voltage close to these loads.) For the UCPC the finite gain control of the series converter (Chapter 5) will limit this effect, but the obvious compromise will be a reduction in load voltage harmonic compensation capabilities.

The final option is for installation for a single customer (not shown). The outcome would be similar to the installations at locations UCPC 4 through 6 depending on the type of consumer load and the installation voltage. However, in this case all of the cost must be worn by the single consumer, and the range of Power Quality problems must be severe enough to warrant such expenditure.

In summary, the placement of the UCPC can be considered on the basis of technical and financial considerations. The primary technical considerations are to ensure that the UCPC is placed downstream of high probability fault locations, and is positioned such that the impedance between the UCPC and the protected loads is kept to a minimum – especially when problematic loads are sharing the same connection. The financial considerations mandate that the placement be such that the value added benefits of the reduced Power Quality problems are larger than the cost perceived by the consumers (unless mandated by a regulating body). This will create a means to pass some of the financial costs back onto the consumers. Therefore, a location which protects large numbers of *non*-residential consumers, which are particularly sensitive to Power Quality problems, will be the logical solution. Higher power MV installations will likely provide this broad coverage and are the more cost effective solution on a kVA and protected consumer basis (compared to low power LV installations).

Therefore, UCPC locations 3 through to 5 can be seen to be the most attractive installation points in this example. The exact location would depend on the severity of the particular Power Quality problems and the willingness of the consumers to pay more for value added power services. Furthermore, the broad compensation capabilities of the UCPC help justify its existence, but care should be taken to consider that if only one particular Power Quality problem exists, there will most likely be a cheaper (and just as adequate) alternative solution that should be explored.

3.6. SUMMARY

3.6 Summary

This chapter has presented the Universal Custom Power Conditioner (UCPC) which uses the active sories-shunt topology to compensate for Power Quality event types 2 through 6, as discussed in Chapter 2. The separate objectives of the series and shunt converters have been outlined, and the input control parameters investigated and chosen. The physical components required to complete the UCPC have been listed, and the series and shunt ratings have been investigated to determine the limits on the depth of Power Quality problems for which the chosen ratings can compensate. Finally, placement options for the UCPC in a radial distribution system have been discussed to highlight the more beneficial usage conditions of the device, and to review the limitations of this type of system.

Chapter 4

Control of the UCPC System

¹The series-shunt UCPC converter topology, introduced in Chapter 2 and then developed in more detail in Chapter 3, provides the most flexible alternative for the compensation of Power Quality problems. Chapter 3 has considered the application of the UCPC in terms of its overall objectives, its physical structure, general control requirements, ratings, and alternatives for its placements in an electrical distribution network.

This chapter now develops in more detail an appropriate control scheme for the UCPC to achieve these objectives. Two schemes are explored - one for the series converter and one for the shunt converter of the UCPC. For the series converter, the control scheme applies existing synchronous frame control concepts that have been used previously in other Custom Power topologies. A control model is developed and the effects of the system's physical parameters on this model are investigated. For the shunt converter, three primary control functions are established: the current reference signal generation, the dc-bus voltage controller, and the inner deadbeat digital current controller (based on a Predictive Current Regulation (PCR) strategy). The use of a synchronous reference frame signal extraction system is also presented. It should be noted that while the choice and implementation of the inner PCR current regulator is discussed for completeness, there is a wealth of literature already established in the field for this type of controller, and hence it does not form a significant part of the work presented in this thesis.

This chapter assumes the use of traditional linear synchronous reference frame controllers. However, the use of such systems is limited (if not impossible) with single-phase systems. Hence, Chapter 5 investigates the replacement of these controllers with an equivalent stationary frame version that also allow for single-phase operation as well as reduced implementation complexity.

M. J. Newman and D. G. Holmes, "A Universal Custom Power Conditioner with Selective Harmonic Voltage

¹The material in this chapter was first published in part as: Compensation", in Conf. Rec. IEEE/IECON, Seville, Spain, Nov., 2002.

UCPC System Analysis 4.1

In Chapter 3 control variables were identified that allow the series and shunt converters to be only loosely coupled. Therefore, using these control variables, the series and shunt converter control systems can initially be designed and verified separately, before they are combined into a complete system. The overall proposed control scheme for the UCPC is shown in Figure 4.1.

Each of the control blocks in Figure 4.1 are discussed in this chapter, and the use of conventional synchronous (i.e. rotating) frame d-q controllers is assumed. This allows the overall functionally of the control scheme to be investigated, especially with regards to the physical parameters of the system, such as the grid source and load impedances, transformer ratio, and the LC filters. The limitations of the synchronous frame controllers are also investigated.

For the analysis of the series component of the UCPC, a default set of parameters is initially chosen (refer to Table B.1 of Appendix B). This allows for each physical parameter to be varied separately, to investigate their performance and stability contributions in isolation. This analysis approach is continued in Chapter 5 for the control parameters, after improved stationary frame controllers are discussed. The control aspects of the shunt component of the UCPC are also presented, and the use of a synchronous frame based concepts are again discussed to create a framework for the improved alternatives developed later in Chapter 5.




Figure 4.1: Proposed control scheme for the Universal Custom Power Conditioner.

4.2. SERIES VOLTAGE INJECTION CONTROL SYSTEM OVERVIEW

Series Voltage Injection Control System Overview 4.2

In principle the series converter is an ideal voltage source that injects a voltage that is the difference between the terminal voltage and the target reference load voltage to remove all voltage distortion and create a load voltage that is free from Power Quality problems. To achieve this goal, a control system is required to operate the VSI such that, after the LC filter and series transformer, the appropriate voltage injection is achieved. Compensation of voltage sags requires good transient response from the control, while compensation for voltage harmonics and unbalance requires a good steady state response (particularly because of the typically small value voltages that must be compensated).

As discussed in Chapter 2, feed-forward and dead-beat voltage control schemes have been used to achieve good transient results with series converter topologies such as a DVR. However the steady-state responses are not always particularly good - especially for harmonic compensation. Such systems are also quite sensitive to parameter variations in the system, and to practical non-linear effects such as digitization delays, dead-band, and so forth. Feed-back approaches generally use PI d-q controllers synchronized to the fundamental. These systems provide very good steady state performance for the fundamental component, but provide results that are only marginally better than feed-forward approaches for harmonic compensation. Combined feed-forward and feed-back control systems have been proposed for DVRs, but only to provide zero steady-state fundamental error.

In this research a combined approach is presented that uses a feed-forward controller to achieve the transient voltage control requirements of the UCPC, and a feed-back controller to greatly reduce the steady-state voltage error in both the fundamental and harmonics. Figure 4.2 shows how these controllers work together to control the series converter. Their detailed designs will now be discussed in the following sections.

4.2.1 Supply Voltage Feed-forward

The feed-forward controller presented here to compensate for terminal supply voltage (V_T) distortion is similar to the DVR schemes reviewed in Chapter 2, bus has two major differences. Firstly, no sag detection mechanism is required as the UCPC operates continuously. This is in contrast to typical DVR schemes that only compensate for transient variations and hence only operate during these times. Secondly, the actual sag compensation scheme is chosen to be a combination of the Pre-sag and In-phase schemes that have been separately applied to DVR control. Both these schemes have relatively similar real power and voltage rating requirements,




Figure 4.2: Components of the series injection control system.

although they have slight performance differences depending on the depth and phase jump of the voltage sag. However, since the need for a sag detection mechanism has been removed, the phase relationship of the series injection to the supply voltage must be maintained by a new strategy. DVR schemes either freeze the injection phase at the start of the voltage sag for Pre-sag compensation, or quickly adapt to the new phase situation for In-phase compensation. Without sag detection, freezing is not possible, and yet the initial phase jump associated with the In-phase option is not desirable. The solution developed here is to create a combination of the two schemes by slowing the phase synchronization slew rate such that, when the supply voltage phase varies, the converter phase reference only follows at a rate of change acceptable to the load. This means that initially the Pre-sag voltage phase will be retained, but it will then slowly vary until the In-phase voltage phase is achieved. A further advantage of this approach is that it allows for slow variations in the system phase to be accommodated without additions to the overall control scheme.

The feed-forward controller, illustrated in Figure 4.2, is implemented by firstly subtracting

4.2. SERIES VOLTAGE INJECTION CONTROL SYSTEM OVERVIEW

the measured supply terminal voltage from the reference voltage (which is created using the synchronization scheme mentioned above). To minimize excitation of the resonance created by the LC filter, a rate limiter is applied to the signal, but this rate is kept high enough so that the effect on the transient response is minimal. (The LC resonance effect is discussed in more detail later in this section.) After the turns ratio of the transformer is accounted for, the resultant signal is added to the feed-back output, and the result (V_{SAF}^*) is passed on to the PWM generation portion of the controller². To ensure that the required volts-seconds is achieved at the output of the converter, the dc-bus voltage is also measured and incorporated into the calculation of the PWM values. It should be noted that small voltage drops across the filter inductance and transformer are not accounted for in this strategy. However, these small errors will be removed by the feed-back portion of the controller.

The result of this part of the overall control scheme is a controller that will automatically shift with variations in the power system phase (caused by voltage sags and other slow variations in the system frequency); compensate for sags with good transient response and no phase jump; and maintain continuous fundamental voltage regulation. However, due to the limitations of the feed-forward approach for smaller errors, the scheme will only provide limited voltage unbalance compensation, flicker compensation, and voltage harmonic compensation (particularly for larger magnitude and lower frequency components).

4.2.2 Load Voltage Selective Feed-back

The feed-forward control component provides the required transient response for compensation of sags and other sharp variations in voltage. A feed-back controller is now developed to remove any steady-state and harmonic voltage error in the load voltage. Conventionally, a PI d-qfeed-back controller is applied to the load voltage to achieve this goal. However, this type of controller will remove positive sequence fundamental error since it has a very high gain for this component, but it will have only a minimal effect on other errors due to the lower gain that it has for the remaining error components. To remove the voltage unbalance for a three-wire system a negative sequence PI d-q controller can be used, but this still does not remove most of the voltage harmonic error.

Bhattacharya et al. [52] proposed the use of separate PI d-q controllers to act on each of a number of supply current harmonics, and hence controlled the series topology to act as a current

²Note from Figure 4.2 that a positive output from the VSI will cause an increase in load voltage (i.e. the positive terminal of the series injection in connected to the load). This sign notation will be used in the remainder of this thesis and should be assumed if not explicitly noted.




Figure 4.3: Simulated positive and negative bode plots for the series feed-back controller, $G_1(s)$. (Proportional gain equals zero).

source to achieve harmonic isolation. This approach achieves virtually zero steady-state error for each of the selected harmonic signals. A similar selective approach was also used by Mattavelli et al. [17] in an UPS in-line topology for voltage control. Thus, it seems attractive to use the same approach with the series topology for voltage control. However, to allow for all sources of harmonic distortion, separate positive and negative PI d-q controllers would be required for each of the selected harmonics. These controllers would provide the frequency response shown in Figure 4.3. But, for selected components of the fundamental and the 5th, 7th, 9th, 11th and 13th voltage harmonics, a total of twelve separate PI d-q controllers would be required, and this is very computationally expensive. Furthermore, PI d-q controllers are designed for use on three-phase systems, and cannot be used on single-phase systems.

Chapter 5 explores the use of stationary frame equivalent controllers to alleviate these difficulties, and results in a feed-back controller for the series VSI, $G_1(s)$, given by

$$G_1(s) = K_P + \sum_{n \in M} 2K_{I,n} \omega_c \frac{s + \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_n^2} \text{ where: } M = \{1, 5, 7, 9, 11, 13\}.$$
(4.1)

However, for the following discussions in this chapter this development can be temporarily put to one side, and the use of both positive and negative PI d-q controllers to compensate for all the selected frequency components is assumed.

4.2.3 Design and Stability Analysis

The design of the series controller for the UCPC involves many hardware and software parameters that must be chosen during the design stage, as well as other parameters that must be identified, but are not under the control of the designer or installer (e.g. the power grid system and load parameters). The major hardware parameters of interest are detailed in Table 4.1. All of these parameters can in some way affect the stability of the control system, and their influence will now be investigated. The physical parameter values that provide the most stable performance will then be selected. (Parameter determination for the control variables using a similar investigation approach is left until Chapter 5, where the controller is discussed in more detail.) Only linear analysis of the system is pursued in this section, and therefore it is assumed that the VSI does not operate into its over-modulation region. Also, other non-linear effects (such as the digital implementation and magnetic saturation) are neglected for the moment.

Symbol	Name	Parameter Type
V _{Ref}	Reference voltage	Input - $R(s)$
V_L	Load voltage	Output - $C(s)$
V_S	Source voltage	Disturbance - $D(s)$
Kp	Proportional gain	Controller design parameter
K _I	Integral gain	Controller design parameter
Ν	Transformer ratio	Fixed by maximum desired series injection
L_F	Filter inductance	VSI design parameter
R_{LF}	Filter inductor resistance	VSI design parameter
C_F	Filter capacitance	VSI design parameter
R_{CF}	Filter capacitor resistance	VSI design parameter
L_S	Source inductance	Varying distribution system parameter
R_S	Source resistance	Varying distribution system parameter
L_{Load}	Load inductance	Varying distribution system parameter
R _{Load}	Load resistance	Varying distribution system parameter

Table 4.1: Series model parameter types.

An s-domain analytical model is used for the design and stability analysis. Figure 4.4 shows




Figure 4.4: Electrical elements and labels used for stability analysis of the series control system.




Figure 4.5: Control block overview of the series injection control system and model of the power system used for stability analysis.




Figure 4.6: Power system model used for stability analysis.

4.2. SERIES VOLTAGE INJECTION CONTROL SYSTEM OVERVIEW

the electrical system schematic and terminology used for the model, and the control model block layouts are presented in Figures 4.5 and 4.6. The VSI power stage can be modeled as simply a unity gain block due to the dc-bus voltage compensation included within the controller, which ensures that the required volt-seconds output is generated irrespective of the instantaneous dc-bus voltage.

The input variable to the control system, R(s), is the three-phase (or single-phase) reference load voltage (V_{Rel}) , and the output variable, C(s), is the load voltage (V_L) . The source voltage (V_S) is the disturbance of the system, D(s). Note the distinction between the source voltage (V_S) and the terminal supply voltage (V_T) shown in Figure 4.4. The source voltage is located before the Thévenin equivalent supply impedance, Z_S , while the terminal supply voltage is the point of upstream connection of the UCPC (i.e. on the other side of Z_S).

$$G_{2a}(s) = \frac{1}{s \cdot N \left(L_S \right)}$$

$$G_{2b}(s) = \frac{s^2 . L_F . R_{CF} . C_F + s . (L_F + R_{CF} . R_{LF} . C_F) + R_{LF}}{s^2 . N . C_F . L_F + s . N . C_F . (R_{LF} + R_{CF}) + N} , \qquad (4.3)$$

$$G_{2c}(s) = s.N.L_S + N.R_S$$
 , and (4.4)

$$G_{2d}(s) = \frac{s.R_{CF}.C_F + 1}{s^2.N.C_F.L_F + s.N.C_F.(R_{LF} + R_{CF}) + N} \quad .$$
(4.5)

Due to the number of variables, as well as the wide range of possible values for each, it is not feasible (or useful) to investigate all possible parameter variations. Instead, default values are assigned to each parameter, and then each parameter variation is investigated in isolation. This allows the effect of each individual parameter to be qualified, as well as providing an approximate quantification of the effect under the set conditions. A full set of the default values that were used is provided in Table B.1 of Appendix B, and they are also noted throughout the following

The power system, $G_2(s)$, is also developed from the schematic in Figure 4.4. The inputs to the model are the output of the VSI (before the LC filter) together with the source voltage. The model outputs define both the terminal supply voltage and the load voltage of the system, which are fed back into the series controller (Figure 4.5). To implement the power system as a two port block, the model was broken into four parts (Figure 4.6), defined as:

$$\frac{1}{(s+L_{Load})+N(R_S+R_{Load})} , \qquad (4.2)$$

text as required.

Design of the LC filter elements: L_F , R_{LF} , C_F & R_{CF}

Filters are typically used as interfaces between the VSI and the system to attenuate the PWM switching harmonics, whilst passing through the lower frequency target waveform. For active filter systems the design typically becomes a compromise between good filtering of the switching harmonics, and the effect of the filter on the target low frequency harmonics (which can be less than one decade away from the switching frequency). To achieve the sharp roll-off characteristic required, second order LC (inductor-capacitor) filters are commonly used. An LC filter is a minimum requirement for the series topology, as the series transformer approximates the performance of a current transformer (especially for higher values of N) and simple first order inductive filters typically don't operate well into this type of load. However, LC filters create resonance conditions around the break point of the filter, which must be taken into account during the design. The control model shows that this resonance effect can cause a significant amplification of disturbances from the supply voltage to the load voltage, and it is therefore an important design consideration in this section. The four parameters of the LC filter design are: the filter inductance (L_F) , the resistance of the filter inductor (R_{LF}) , the filter capacitance (C_F) , and the series resistance of the filter capacitor (R_{CF}) .

For many high performance applications the filter inductance is designed to be relatively small to minimize the voltage drop error between the converter output and the connection point, and to make the output voltage more immune from variations in the load currents. However, inductor sizes cannot be too small because of the limits caused by the high ripple currents that are then created, and hence this limit is used as the design criterion in this work. An initial default value of 2 mH was chosen for the filter inductance as this leads to acceptable maximum ripple currents in the LV experimental converter system (see Chapter 9).

The filter capacitance is initially selected based on the filter break point required, and then adjusted to meet the stability considerations and commercially available values. For this research harmonics up to the 13th are compensated (650 Hz), and therefore a break point in the region of 1.0 kHz to 1.5 kHz is desired (i.e. above the highest target frequency, but sufficiently below the switching frequency to achieve acceptable attenuation). Using the approximate break point equation

$$f_{brcak} = \frac{1}{2\pi\sqrt{LC}} \tag{4.6}$$




Figure 4.7: Bode plots showing effect of varying the filter capacitance (C_F) . (Refer to Table B.1) in Appendix B for remaining default parameters.)

a capacitance of 7.5 μF was initially chosen as a default value to give a resonant frequency of approximately 1.3 kHz. However, is should be noted that the actual break point can vary from (4.6) due to the loading effect of the other parameters in the system (such as load and source impedances). The effect of varying C_F is shown in Figure 4.7³, with values on either side of the default value simulated. The larger capacitance (and therefore lower frequency) has a lower resonant gain of 9.3-dB, compared to 11.7-dB and 13.3-dB for the smaller capacitances. (The larger capacitance of 15 μF was therefore adopted for the system value.)

The next consideration is the resonance damping effect of the resistance in both the filter inductor and capacitor. Since the full converter current passes through the filter inductor, and a small impedance is preferred for the filter inductor as discussed above, the resistance of the inductor must be kept small. The actual value is determined by the design of the inductor (i.e. losses in the copper and magnetic material). A default value of 50 $m\Omega$ (i.e. 0.05 Ω) was used for the following analysis based on measurements of the installed LV inductors (see Chapter 9).

語したに、「「「「「「」」」」

³For all Bode plots (i.e. open loop system response) presented in this thesis, the response C(s)/R(s) is equivalent to C(s)/E(s). This is because with the feed-back set to zero, the reference, R(s), and the error, E(s), are the same.

This resistance is too low to adequately damp the LC filter.

The only viable option for passive damping is therefore the series resistance of the capacitor. This is the approach used by various researchers [69] [81] [89] [105] [106] [107], and since the equivalent series resistance (ESR) of capacitors is typically quite small, an external series resistor is required. Figure 4.8 presents a bode plot of the system to illustrate the dramatic effect series resistance has on the resonance damping.

For the targeted harmonic frequencies a high loop gain is ideal as this gain is derived from the controller, but high loop gain at the filter break point (derived from the plant) is not desirable, and is likely to cause amplification of voltage supply disturbances in this frequency region. This is shown in the disturbance error plot of E(s)/D(s) in Figure 4.9⁴. The controller's gains become deep notches at the selected frequencies (i.e. very little disturbance remaining), but the LCresonance clearly creates a large source of amplification for disturbances near its frequency. With no resistance the loop gain is 34.6-dB (39.0-dB disturbance error) at the filter break point, but it drops to only 11.7-dB (12.1-dB disturbance error) with 4.7 Ω inserted. The phase margin (PM) is also significantly improved, from unstable with no resistance, to 41° with 4.7 Ω inserted. However, the use of the resistance has two disadvantages. Firstly, high frequency attenuation becomes poorer as the resistance increases, because the ripple current creates a directly proportional voltage component across the resistor (Figure 4.8). Secondly, the ripple current through the resistor creates additional losses in the system. Since performance is more important for this type of system, this small additional power loss is acceptable as a design compromise. (Chapter 5 explores the use of an active damping scheme to provide increased damping and stability, as well as allowing the size of R_{CF} to be minimized as much as possible. However, as the active damping scheme acts as a virtual resistor. the above analysis will still hold.)






Figure 4.8: Bode plots showing effect of varying the filter capacitor series resistance (R_{CF}) . (Refer to Table B.1 in Appendix B for remaining default parameters.)





⁴Note that for this system the disturbance error, E(s)/D(s), has equivalent magnitude to the output disturbance ratio, C(s)/D(s), as the feed-back path is unity and the reference input is set to zero for the analysis.


Effect of load and source impedances

Load and source impedances are closely related to each other with respect to their effect on the system loop gain. This is primarily due to their physical arrangement in the circuit. Their influence can also be seen in Equation 4.2 as the direct addition of the inductance and resistance values in the denominator. The default values for the load elements are 10 Ω (i.e. R_{Load}) and 5 mH (i.e. L_{Load}), while the default source impedance is 0.5 Ω and 1 mH⁵.

Figure 4.10 shows that a purely resistive load (i.e. $L_{Load} = 0$) creates significant damping of the LC resonance compared to a combined inductive-resistive load. Conversely, the larger the inductive component, the smaller the damping. Not unexpectedly, the phase margin (PM) is once again affected by the reduction in damping, with the greatest PM created with a purely resistive load. As expected, without any inductive load, damping and PM improve as the load resistance gets smaller. Thus, stability improves during heavier real power load conditions. Finally, since the source impedance is generally significantly smaller than the load impedance, the source impedance usually has little effect on the stability and performance of the system.

Design and effect of the transformer ratio: N

As previously discussed, the target series injection capacity for the UCPC in this research is 0.5 p.u., and thus for a LV installation a default transformer ratio (N) of two is used. As the ratio varies, so does the load impedance seen on the converter side of the transformer. Figure 4.11 shows that for larger the injection capacities, the effective impedance seen by the converter reduces, the system is more damped, and the phase margin (PM) improves.







Figure 4.10: Bode plots showing effect of varying the load inductance (L_{Load}) .



⁵The source impedance value also includes the equivalent leakage reactance and winding resistance of the transformer. The magnetising inductance of the transformer is assumed to be large and is therefore ignored.

Design summary

The analysis of the series converter section has shown that at the lower target frequencies, loop gains of the system arc influenced mainly by the linear control gains, while at and beyond the LC filter break point, the loop gain is dominated by the physical system elements. The primary design concern for this filter is to minimize the disturbance gain around its resonant frequency.

The filter inductance was chosen based on the maximum allowable ripple current and converter rating, to minimize the effect of the voltage drop across the inductor. An initial default filter capacitance of 7.5 μ F was selected, and was then revised to 15 μ F to provide a lower disturbance gain around the LC break point frequency. A damping resistance of 4.7 Ω in series with the filter capacitor was then introduced to provide adequate damping, although the losses produced by the resistor are of some concern. (Minimizing this resistance using active damping techniques will be discussed in Chapter 5.) The choice of the transformer N also has a significant influence on the stability of the system, and as the value of N is lowered (i.e. larger series rating) more of the load impedance is reflected to the converter side - providing more damping.

The robustness of the controller to variations in the power system parameters was also investigated. Variations in the source impedance had little effect due to the dominance of the load components. A purely resistive load provides significantly more damping (and therefore better stability) than when combined with an inductive load. However, acceptable stability can still be maintained with an inductive load.

4.3. SHUNT CURRENT INJECTION CONTROL SYSTEM OVERVIEW

Shunt Current Injection Control System Overview 4.3

The shunt (parallel) portion of the UCPC removes unbalanced fundamental and harmonic curreuts from the supply, and also provides bi-directional power to the series converter. Figure 4.12 shows the major sections of the control system for the shunt converter, where it can be seen that the controller can be split into four separate blocks: reference current generation, dc-bus regulation, PCR current regulation, and the VSI PWM controller. The reference current (I_{PAF}^*) is created from the addition of the target active filter cancellation currents (that cancel unbalanced load and harmonic currents) and the real power sinusoidal current (required to maintain a constant dc-bus voltage to control the power flow to the series converter). This reference current is tracked using a Predictive Current Regulation (PCR) scheme. The current reference generation and current regulation processes are discussed in the following sub-sections.




Figure 4.12: Components of the shunt control system.

4.3.1 Reference Signal Creation

Chapter 3 described the control parameters for the shunt converter, and concluded that a purely feed-forward control approach was appropriate due to the highly transient nature expected from the current to be compensated. Unlike the series controller, where the ideal voltage has a fixed magnitude, the current magnitude is dependent on the load and will vary. Therefore, the reference signal for the feed-forward controller must be extracted from the load current. (Recall also that for shunt current compensation the feed-forward parameter is the load, whereas for series voltage compensation the feed-forward parameter is the supply.) The reference generation control block is required to remove the fundamental component from the load current signal, which leaves the unbalance and distortion components remaining. If tracked faithfully by the PCR algorithm, injection of the negated signal will cancel with the unbalance and distortion components in the load current, to achieve a sinusoidal and balanced supply current.

One common method for reference generation in the literature is to shift the signal into the d-q rotating frame, which modulates the fundamental component into a dc quantity. This allows a simple first order high-pass filter to attenuate the dc portion, with a suitable cut off frequency from the harmonic components such that they are minimally affected by the filtering action. For three-wire systems this is given by

$$\begin{bmatrix} y_{a}(t) \\ y_{b}(t) \end{bmatrix} = \begin{bmatrix} 0 & 1 \\ \frac{\sqrt{3}}{2} & -\frac{1}{2} \end{bmatrix} \begin{bmatrix} \cos(\omega_{0}t) & \sin(\omega_{0}t) \\ -\sin(\omega_{0}t) & \cos(\omega_{0}t) \end{bmatrix}$$

$$\begin{cases} [h_{dq}(t)] \notin \left\{ \begin{bmatrix} \cos(\omega_{0}t) & -\sin(\omega_{0}t) \\ \sin(\omega_{0}t) & \cos(\omega_{0}t) \end{bmatrix} \begin{bmatrix} \frac{1}{\sqrt{3}} & \frac{2}{\sqrt{3}} \\ 1 & 0 \end{bmatrix} \begin{bmatrix} x_{a}(t) \\ x_{b}(t) \end{bmatrix} \right\} \end{cases}$$

$$(4.7)$$

and

$$H_{dq}(s) = \frac{s}{s + \omega_c},\tag{4.8}$$

where ω_c is the high pass filter cut-off frequency, and ω_0 is the fundamental frequency.

However, this method is not applicable for single-phase systems, is computationally expensive, and requires the generation of multiple sinusoidal references. Therefore, Chapter 5 develops an exact equivalent method for the stationary reference frame which does not require modulation into the rotating d-q frame, is more computationally efficient and has no requirement for synchronized sinusoidal references. Stationary frame approaches for single-phase systems are then also developed.

4.3. SHUNT CURRENT INJECTION CONTROL SYSTEM OVERVIEW

4.3.2 Predictive Current Regulation (PCR)

For the sories converter the transient response requirements were provided by feed-forward injection of the supply voltage error. However, for current regulation in the shunt converter, a direct open-loop feed-forward approach is not possible, because the converter output quantity is voltage, not current. Therefore an inner loop current controller is required to produce the demanded feed-forward reference current described in Section 4.3.1.

There are three basic types of current regulation systems: ramp comparison (i.e. linear PI and similar techniques), hysteresis, and predictive [108]. Linear PI (and PI d-q) can provide an adequate steady-state response, but are not suited to the rapidly changing load currents typically seen by this system. Hysteresis current controllers exhibit excellent transient performance, but implementations in their traditional form are not fully digital. They also exhibit a variable switching frequency which is more difficult to filter. So, the remaining alternative is to use a predictive current controller, which requires some knowledge of the converter parameters to calculate the output voltage required, and to therefore achieve dead-beat control of the target output current.

Predictive controllers have been widely used in the literature for shunt active filtering [109], and have also been used in combination with other linear techniques for additional improved steady state performance [110]. This research uses the direct implementation method proposed by Holmes et al. [111], which is termed the Predictive Current Regulator, or PCR. The algorithm can be used in situations where the back-emf of the connected load is either known and unknown. For active rectifier topologies (such as are used in this research) the back-emf is known, and therefore either version can be used.

Malesani et al. [109] has identified that PCR implementations where the back-emf is known are stable for 100% variations in filter inductance, whereas implementations where the backemf is estimated are typically only stable for inductance variations of about 20% (or even less) depending on the load parameters. More stable versions (with respect to variations in the filter inductance, $L_{F,PAF}$) of the estimated back-emf scheme are possible, but they are still not as stable as the measured back-emf schemes [109]. Back-emf known PCR is also sensitive to errors in the voltage measurement, and fast voltage variations (because the back-emf is assumed to be relatively constant during the switching cycle), but little work has been done to quantify this effect and to investigate how it affects the stability of the PCR algorithm. However, resolving these issues is a separate research issue, and is not pursued further in this work as the series control portion of the UCPC is of more importance. Hence, the measured back-emf PCR

version was chosen for this research due to its wide stability regions for variance in $L_{F,PAF}$. It should be noted that the following (and future) PCR discussions are included in this thesis for completeness, but are simply the understanding, design, and application of existing knowledge in the field of digital jurrent control and do not represent an original research contribution.

The basic back-emf known form of the PCR algorithm is given by Holmes et al. [111] as:

$$V_{PAF}^{*}[i] = 4.V_{T}[i-1] - 2.V_{T}[i-2] - V_{PAF}^{*}[i-1] + \frac{L_{F,PAF}}{\Delta T} \cdot (I_{PAF}^{*}[i+1] - I_{PAF}[i-1])$$
(4.9)

where the input and output parameters are identified in Figure 4.12. For many digital implementations the analog system measurements are sampled during the prior switching $period^6$ (i.e. during [i-1]), and the algorithm calculation result is then executed during the next switching period (i..e [i]). The resultant target converter current should then be achieved by the end of this second switching period (i.e. at the start of [i+1]). Equation (4.9) includes a linearly extrapolated prediction of the measured back-emf to compensate for this prior sampling, and also predicts the measured current at time [i] using the previously measured current and the applied voltage for the period [i-1,i]. Whilst the back-emf value during the period [i+1] is unknown before the event, it is known that it will typically not vary significantly during a switching period, and hence the use of forward estimation is seen to be adequate.

For active filter applications, the reference current (I_{PAF}^*) is likely to vary significantly from switching cycle to switching cycle, and the prediction choice becomes more important. In (4.9) the reference current is defined as $I_{PAF}^{*}[i+1]$; which is not causal. Holmes et al. [111] propose three options: 1. Use the [i-1] sample; 2. Use a one step forward linear extrapolation to give an estimate for [i]; and 3. Use a two step forward linear extrapolation to give an estimate for [i+1]. The choice between the alternatives is a compromise between the overshoot (that can occur during rapid changes in the demanded current for options 2 and 3) and errors in the current cancellation due to the phase shift applied (for options 1 and 2).

The cancellation error caused by a single sample delay will increase for higher order harmonics and can be found by the subtraction of one sinusoid from another phase shifted sinusoid,

$$e(t) = \sin(\omega_n t) - \sin(\omega_n t - \omega_n / f_s)$$
(4.10)

4.3. SHUNT CURRENT INJECTION CONTROL SYSTEM OVERVIEW




Figure 4.13: Current compensation percentage error (per harmonic) caused by a single sample delay in the cancellation current.

where ω_n is the harmonic frequency (rad/sec), and f_s is the sample frequency (Hz). The peak error (in p.u.) is then found to be

$$|e(t)|_{MAX} = 2$$

The percentage error versus sample frequency for each of the low order harmonics considered in this research is illustrated in Figure 4.13. With a switching frequency of 5 kHz, the cancellation error due to just one sample period is up to 40% (or more) for the higher harmonics, and this is before other errors in the system are accounted for. Therefore, the two step forward extrapolation option was chosen, as this provides a better estimate of the reference current with no sample delay. Substitution of this forward reference estimator into (4.9) gives the final PCR equation used:

$$V_{PAF}^{*}[i] = 4.V_{T}[i-1] - 2.V_{T}[i-2] - V_{PAF}^{*}[i-1] + \frac{L_{F,PAF}}{\Delta T} .(3.I_{PAF}^{*}[i-1] - 2.I_{PAF}^{*}[i-2] - I_{PAF}[i-1])$$

$$(4.12)$$

$$2\sin\left(\omega_n/2f_s\right) \qquad (4.11)$$

⁶Note that for the asymetrically sampled system discussed here, the term "switching period" is used to denote half of a full switching cycle.

Summary 4.4

This chapter has developed a control strategy for the Universal Custom Power Conditioner (UCPC), which fully exploits the potential functionality of the series-shunt topology. The series converter control strategy utilizes a DVR type technique for voltage regulation and sag compensation, together with an array of selective feed-back linear controllers on the fundamental and selected harmonics. The shunt active filter regulates the dc-bus voltage and compensates for load current harmonics and balance, using a Predictive Current Regulation (PCR) scheme to follow the reference signal.

A design process for the LC filter parameters has been proposed, with values for the LV experimental system chosen using the stability model developed. The susceptibility of the UCPC to variations in the load and source impedance was also presented using this model.

In this chapter only an overview of the proposed linear control system has been presented, together with a discussion of the limitations that are associated with common synchronous frame solutions. Chapter 5 proposes the replacement of these types of controllers with stationary frame versions that allow for reduced computation times and offer both three-phase and singlephase operation. Implementation limitations using traditional digitization techniques for these stationary frame controllers are then identified, allowing a further solution to be presented in Chapter 6.

Chapter 5

Stationary Reference Frame Control

¹The overall control scheme of the UCPC has been developed in Chapter 4. In that development, the use of d-q synchronous reference frame controllers was assumed for series converter control and for the harmonic extraction required by the shunt converter control. This allowed for the physical parameters of the system to be explored in detail. However, synchronous d-q frame controllers are limited to three-phase systems, are computationally expensive, and require a separate sinusoidal reference signal for each selected frequency. Zmood et al. [112] [113] [114] has proposed the conversion of a conventional d-q PI controller into the stationary frame to alleviate these problems. The resultant stationary frame equivalent function is a second order resonant filter with an additional proportional term, and is known as the P+-Resonant controller. It should be noted that no equivalent controller has been developed for the synchronous d-q frame reference generator required for control of the shunt converter discussed in Chapter 4.

This chapter begins by providing a brief review of P+Resonant control, and then investigates the control parameter design decisions required for its application to the selective harmonic voltage compensation scheme proposed in Chapter 4 for the series converter. Both feed-forward and feed-back series components are analyzed, and an improvement is proposed by the addition of active damping to the controller. The P+Resonant theory is then applied to the high-pass filter reference signal extractor for the shunt converter, to develop an equivalent stationary frame version for both three-phase and single-phase systems. The controllers are verified in simulation, and the practical implementation problems are identified. The digital implementation problems highlighted are then investigated further in Chapter 6.

¹The material in this chapter was first published in part as: M. J. Newman, D. N. Zmood, and D. G. Holmes, "Stationary frame harmonic reference generation for active filter systems," in Conf. Rec. IEEE/APEC, Dallas, TX, pp. 1054-1060, 2002. M. J. Newman, D. N. Zmood, and D. G. Holmes, "Stationary frame harmonic reference generation for active filter systems," IEEE Trans. Ind. Applicat., vol. 38, no. 6, Nov./Dec., pp. 1591-1599, 2002.

Stationary Frame Linear Controllers 5.1

The majority of classical control techniques are based around dc systems. The proportionalintegral, or PI, linear controller is one such example. An ideal PI controller has a transfer function of

$$H_{PI}(s) = K_P + K_I \frac{1}{s}, (5.1)$$

where K_P is the proportional gain and K_I is the integral gain. For dc systems the integral component provides zero steady-state error control, and the proportional component provides the transient response. A variation to this system is the finite pole integrator given by

$$H_{PI}(s) = K_P + K_I \frac{1}{s + \omega_c},\tag{5.2}$$

where ω_c is known as the cut-off frequency. For some systems this implementation may be more practical as it is simpler to create digitally, and the finite dc gain provides less wind-up problems under saturation conditions.

Unfortunately, electrical systems typically involve ac and other continuously varying signals - not dc signals [114]. Therefore, steady-state errors will exist if a PI controller is applied directly to an ac system. Park [115] has shown (for ac machine theory) that three-phase signals can be transformed from their existing frame of reference (known as the stationary reference frame) into a rotating frame of reference, which is synchronous to the fundamental frequency (known also as the synchronous reference frame, or SRF). The signals in the rotating frame then become dc quantities, and can therefore use a PI controller to achieve zero steady-state error. The transformation has two stages. Firstly, the three-phase signal is converted into the α - β reference frame, which creates two orthogonal signals (as well as a zero sequence component for four-wire systems). This is known as the 'Clarke Transformation'. Next, the signal is transformed into the d-q rotating reference frame using the 'Park Transformation', so that a PI controller can be implemented on signals which are approximately dc in steady-state. (Note that the term 'approximately' is used, as in practical systems the input signal will have distortions that cause it to deviate from a pure three-phase set of sinusoids, and hence the result in the synchronous frame is not exactly dc.) The transformation is similar to an AM de-modulation process, which frequency shifts the signal to center around dc, but also results in components at the double frequency, $2\omega_0$. However, for three-phase systems the α - β to d-q transformation is constructed such that these double frequency components do not appear in the dc signal due to cancellation

5.1. STATIONARY FRAME LINEAR CONTROLLERS

between the phases. (Note that for single-phase systems this cancellation of the double frequency component in the synchronous frame does not occur.) Once the controller action is complete, reverse transformations are then used to frequency shift (i.e. an AM modulation process) the controller output back into the ac stationary frame for execution by the converter modulation controller. For a three-wire system (where the third phase is redundant) the synchronous d-qPI controller is given by

$$\begin{bmatrix} y_{a}(t) \\ y_{b}(t) \end{bmatrix} = \begin{bmatrix} 0 & 1 \\ \frac{\sqrt{3}}{2} & -\frac{1}{2} \end{bmatrix} \begin{bmatrix} \cos(\omega_{0}t) & \sin(\omega_{0}t) \\ -\sin(\omega_{0}t) & \cos(\omega_{0}t) \end{bmatrix}$$
$$\begin{cases} [\mathbf{h}_{PI}(t)] * \left\{ \begin{bmatrix} \cos(\omega_{0}t) & -\sin(\omega_{0}t) \\ \sin(\omega_{0}t) & \cos(\omega_{0}t) \end{bmatrix} \begin{bmatrix} \frac{1}{\sqrt{3}} & \frac{2}{\sqrt{3}} \\ 1 & 0 \end{bmatrix} \begin{bmatrix} x_{a}(t) \\ x_{b}(t) \end{bmatrix} \right\} \end{cases}, \quad (5.3)$$

where $x_a(t)$ and $x_b(t)$ are the phase inputs, $y_a(t)$ and $y_b(t)$ are the phase outputs, $[\mathbf{h}_{PI}(t)]$ is the time domain equivalent of (5.1) or (5.2) applied to both d-axis and q-axis signals, and ω_0 is the fundamental frequency (in rad/sec).

The computational overhead of a d-q PI controller is quite significant, as a synchronized sinusoidal reference must be generated, as well as the overheads of multiple matrix conversions and the PI controller itself. If multiple controllers are required (such as for selective harmonic compensation discussed in sub-section 5.1.2) then using this type of controller becomes such a significant burden on the digital processor that its use is impractical for many DSP systems.

The PI d-q controller is now commonplace in three-phase converter control systems, but is not directly applicable to single-phase systems. However, a similar controller designed for single-phase systems has recently been investigated by Zmood et al. [114], but it is also quite computationally expensive. Therefore, an alternative approach is needed.

5.1.1 P+Resonant Controllers

To overcome the limitations of the d-q PI controller, Zmood et al. [112] [113] [114] has proposed a new form of linear control theory for electrical ac systems. The theory is based on ac stationary frame equivalents of the dc d-q PI controller, using both exact and approximate transformations to derive an ac stationary frame controller that achieves zero steady-state error. Early work [116] showed that the exact transformation resulted in cross-coupling terms between the phases in the stationary frame PI d-q equivalent, while the approximate transformation used a low-pass

CHAPTER 5. STATIONARY REFERENCE FRAME CONTROL

to band-pass transformation of

$$H_{P+R}(s) = H_{PI}\left(\frac{s^2 + \omega_0^2}{2s}\right)$$
 (5.4)

to derive a stationary frame controller which has no cross-coupling terms. Interestingly, if the cross coupling terms of the exact transformation are dismissed, then the result is identical to the approximate version when applied to the ideal integrator in (5.1), and is nearly identical when applied to the finite pole integrator in (5.2). This controller was named by its designers as the P+Resonant controller, as the result is simply the addition of the proportional component (i.e. P), plus a second order resonant filter at the fundamental frequency. For the ideal PI dc controller (5.1) the P+Resonant controller has the transfer characteristic of

$$H_{P+R}(s) = K_P + 2K_I \frac{s}{s^2 + \omega_0^2}.$$
(5.5)

Unfortunately, this ideal implementation is impractical for a digital filter implementation and will therefore not be considered any further in this work. However, using the Laplace transformations (and dismissing the cross-coupling terms) the finite pole PI controller in (5.2) can be transformed from the d-q frame into the stationary ac frame to generate the P+Resonant controller:

$$H_{P+R}(s) = K_P + 2K_I \frac{s + \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2}.$$
 (5.6)

Using the approximate transformation of (5.4) gives the P+Resonant form of:

$$H_{P+R}(s) = K_P + 2K_I \frac{s}{s^2 + 2\omega_c s + \omega_0^2}.$$
(5.7)

Since ω_c is typically much smaller than ω_0 , the response of (5.5) is nearly identical to that of (5.7).

For this research only (5.6) will be used, as both versions require second order filter implementations, and there is no practical advantage in using the approximate form of (5.7). Note also that the proportional gain K_P does not vary between the rotating and stationary frame controllers, as it contains no frequency dependant parameter and is therefore unaffected by the frequency transformations.

Probably the most important aspect of the P+Resonant controller is that without any crosscoupling terms it can be applied to each phase separately. Therefore, it can be applied directly to single-phase systems, as well as to the zero sequence component in four-wire systems. Shortly

5.1. STATIONARY FRAME LINEAR CONTROLLERS




Figure 5.1: Conversion of the rotating frame d-q PI controller to the stationary frame P+Resonant controllers.

after the development of the P+Resonant controller, Mattavelli et al. [110] identified that it was actually the equivalent of combined positive and negative sequence d-q PI controllers. When the exact transformation forms of the positive and negative controllers are added together, the cross-coupling terms (previously dismissed) cancel each other out. This is illustrated in Figure 5.1. As a result, the computational overhead of the P+Resonant solution (which is already reduced compared to a synchronous frame system), is twice as fast again when both positive and negative sequence control is required.

The work by Zmood et al. [114] used the finite pole integrator form of (5.2), where the dc gain (ac fundamental gain for the equivalent P+Resonant controller) varies with both K_I and the cut-off frequency ω_c . This approach ensures that the transient response is independent of ω_c , and is dependent on K_I . For this research the finite pole integrator

 $H_I(s)$

$$=K_{I}\frac{\omega_{c}}{s+\omega_{c}} \tag{5.8}$$

is used instead, which has a dc gain of K_I , irrespective of the value of ω_c . (It is interesting to note that (5.8) is simply a low-pass filter with a pass-frequency gain of K_{I} .) Once K_{I} is set, the transient response is then altered by the choice of ω_c . The resulting P+Resonant controller is given by

$$H_{P+R}(s) = K_P + 2K_I \omega_c \frac{s + \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2}.$$
(5.9)

Figures 5.2 and 5.3 illustrate the difference between Equations (5.6) and (5.9) for a varying value of f_C (i.e. $\omega_C = 2\pi f_C$), and shows situations both without (Figure 5.2a and 5.3a) and with (Figure 5.2b and 5.3b) the proportional term. Whilst the formula difference between these two approaches is just an overall gain change of ω_c , the design process of the controller is significantly altered. This is discussed in detail in Section 5.2.

As a final note, after the development of the P+Resonant controller by Zmood et al. [114] similar stationary frame resonant based controllers were proposed by other researchers. The controller presented by Sato et al. [117] [118] [119] has very similar characteristics around the selected frequency, but also contains a low frequency gain component (due to the lack of the single pole used by the P+Resonant controller). This controller is therefore less practical for use with selective harmonic compensation, and is not investigated any further in this work.


5.1.2 P+Resonant Selective Harmonic Compensation

So far the P+Resonant controller has been discussed only for regulation of the fundamental frequency. However, the computational advantage of the P+Resonant controller (compared to the d-q PI) is predominant when multiple controllers are required. This is the requirement for selective harmonic compensation.

In recent years selective approaches for the attenuation of harmonics have been reported in a variety of Custom Power applications. Examples include the shunt hybrid filter [120] [121], series hybrid filter [52], shunt active filter [122] [123], as well as the UPS [124] [125] [126] and DVR [67] [127]. These selective methods have included both feed-back (e.g. d-q PI [52] [124]) and feed-forward (e.g. DFT [128], d-q with low-pass filter [67] [122], p-q theory [123], neural networks [129], Kalman filters, etc.) selective approaches, or a combination of both [120] [121]. However, most of the schemes which have presented experimental verification have operated on only one or two harmonics. In contrast, Mattavelli et al. [17] [110] has proposed the use of the P+Resonant controller for selective multiple harmonic feed-back compensation, as a computationally efficient alternative to a feed-back based d-q PI controller, and has experimentally implemented both a UPS [17] and shunt active filter [110] to prove the practical viability of the approach.

Chapters 3 and 4 identified that a combined feed-forward and feed-back controller could be

5.1. STATIONARY FRAME LINEAR CONTROLLERS






Figure 5.2: Simulated open loop frequency response of the P+Resonant controller in Equation (5.6) with varying cut-off frequency.

(b) P+Resonant Equation 5.6, $K_P=0.25$

CHAPTER 5. STATIONARY REFERENCE FRAME CONTROL

5.1. STATIONARY FRAME LINEAR CONTROLLERS




Figure 5.4: Frequency response of the harmonic P+Resonant voltage controllers.


used to control the series converter of the UCPC. The purpose of the feed-back controller was to provide accurate steady-state performance (primarily for compensation of the lower magnitude components such as the voltage harmonics and unbalance), and the use of selective feed-back compensation directly on the load voltage was investigated for its suitability for this task. The utilization of d-q PI controllers was assumed, as the P+Resonant equivalent had not yet been introduced. However, due to its computational advantages, as well as its applicability to singlephase systems, the P+Resonant controller will be used in this research from now on for the series converter selective harmonic voltage compensation. Using (5.9) the fundamental frequency ω_0 is replaced by each selected harmonic frequency ω_n to give the selective controller

$$H_{n}(s) = K_{I,n}\omega_{c}\frac{s+\omega_{c}}{s^{2}+2\omega_{c}s+\omega_{c}^{2}+\omega_{n}^{2}}.$$
(5.10)

The overall series feed-back controller is therefore given by

$$G_1(s) = K_P + \sum_{n \in M} 2K_{I,n} \omega_c \frac{s + \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_n^2} \text{ where } M = \{1, 5, 7, 9, 11, 13\}.$$
(5.11)

lights the symmetry of the controller which allows easy compensation of both positive and negative sequence disturbances.



(b) P+Resonant Equation 5.9, $K_P=0.25$

Figure 5.3: Simulated open loop frequency response of the P+Resonant in Equation (5.9) controller with varying cut-off frequency.

The frequency response of this controller is illustrated in Figure 5.4 (with $K_P = 0$), and high-

•

CHAPTER 5. STATIONARY REFERENCE FRAME CONTROL

Phase margin compensation

To improve the phase margin at each selected frequency, Mattavelli et al. [110] proposed the addition of a phase offset ϕ_n to each controller , such that

$$H_n(s) = K_{I,n}\omega_c \frac{\cos\phi_n s + (\omega_c \cos\phi_n - \omega_n \sin\phi_n)}{s^2 + 2\omega_c s + \omega_c^2 + \omega_n^2} \quad \text{where} \quad \phi_n = \omega_n \tau_{Delay}. \tag{5.12}$$

The value of the compensating phase shift is coordinated to compensate for the phase shift caused by the time delay (τ_{Delay}) between the sampled input signal and the converter output reacting to the domanded signal. For the experimental system in this research a similar approach has been used, where the delay is two sample periods (i.e. $\tau_{Delay}=200 \ \mu s$). The size and advantage of the phase compensation becomes more pronounced as the order of the harmonic increases. For example, the phase shift caused by τ_{Delay} for a 5th harmonic is 18°, but it increases to 47° for the 13th harmonic.


Practical Implementation

The computational cost of a single resonant controller (implemented as a 2^{nd} order IIR digital filter) was found to be approximately 2 μ s on the DSP used for the LV experimental work described in Chapter 9 (i.e. $4 \ \mu s$ for a combined a/b phase set). Each selected harmonic therefore has a computational cost of 4 μ s (24 μ s for six harmonics), instead of the 27 μ s (162 μ s for six harmonics) required for positive and negative sequence d-q PI controllers. This computational saving is significant considering that, with a sampling frequency of 10 kHz, the absolute maximum interrupt time available is less than 100 μ s. The stationary frame approach is therefore the only viable option for implementation of multiple harmonic compensators on the experimental system available.

One disadvantage of using the P+Resonant controller for selective compensation is that its digital implementation is more sensitive than its rotating frame equivalent to coefficient rounding errors, and a floating point processor is often required for satisfactory performance unless at least 32-bit word lengths are used [17]. This problem also becomes more severe as higher frequency harmonics are selected. Most of the DSP processors currently designed for PWM of power converter applications are based on 16-bit fixed-point platforms (the TI TMS320F240 DSP used in Chapter 9 is just one common example). The problems of using conventional digital filter techniques must be therefore overcome for the use of the P+Resonant to be viable. This problem is considered further in Chapter 6, where a suitable solution is identified and verified.

5.2 Parameter Design of the Stationary Frame Series Controller

Chapter 4 investigated the effect that the physical parameters (e.g. LC filter and power system parameters) have on the system. A default set of values (Table B.1 in Appendix B) was used as a starting point to investigate each parameter in turn. This section continues this approach and extends the analysis to the control parameters of the proposed series controller starting from a similar set of default parameters. The aim is to obtain an understanding of the effect of each control parameter, such that a design process for the series controller can be developed.



and feed-back components highlighted in grey.)

The series control system parameters (Figure 5.5) can be broken up into five primary terms: the proportional gain (K_P) , the integral gain (K_I) , the resonant cut-off frequency (f_C) , the active damping gain (K_{AD}) , and the feed-forward component. The contribution of the feed-forward component will be investigated first, as this is a fixed quantity. The effect of changing the feedback controller values of K_P , K_I , and f_C (from the feed-back controller $G_1(s)$ in (5.11)) will then be considered, followed by an investigation into active damping of the LC filter resonance.

Figure 5.5: Components of the series injection control system. (Stationary frame feed-forward

5.2.1 Effect of the Feed-forward Component

The contribution of the feed-forward component is fixed (i.e. to 100% of the measured difference between the supply voltage and the reference load voltage), and its primary role is to provide the transient performance of the controller. Using the control model developed in Chapter 3, Figure 5.6 illustrates the contribution of the feed-forward component in isolation (i.e. the light grey line). It can be seen that feed-forward achieves unity open loop gain in the lower frequency (taking the transformer ratio into account), but as the frequency nears the break point of the LCfilter, the resonance response takes over. Furthermore, it can be seen in Figure 5.7 that only the system which includes feed-forward has a significant gain at the LC filter break point (i.e. the black line). Since both the feed-forward and proportional components provide a constant gain throughout the frequency spectrum (ignoring any practical considerations for now) it is only the smaller magnitude of the proportional gain in this example which stops it from having the same effect. However, just observing the increase in the open loop system gain at the break point is not a sufficient design test, since examining the open loop gain cannot determine whether the load voltage will see increased errors at the break frequency due to disturbances in the supply.

The disturbance plot (Figure 5.8) shows that the addition of the feed-forward increases the disturbance gain from 4-dB up to 12-dB. (Note that whilst Figure 5.6 shows that the proportional K_P component increases the system gain at the break point, the disturbance error is actually decreased with the introduction of K_P . This is due to the proportional feed-back providing a damping effect to the resonance, and is discussed further in sub-section 5.2.3.)

Figure 5.8 also shows that for lower frequencies the addition of feed-forward gives a significantly lowered disturbance error. However, care must be taken to consider the practical effects of the system on this linear theoretical result. The theoretical model assumes that the instantaneous supply voltage is subtracted from the reference, and is then added to the demanded voltage, which is also instantaneously created by the converter. In practice there is one sample delay before the reference signal is passed to the PWM modulator, and another sample period until the PWM modulator has created the demanded volts-seconds output. This delay will create an error which is not accounted for in the theoretical linear model. However, the voltage drop error caused by the LC filter is accounted for in the model, and explains why there is a gradual drop in disturbance error as the frequency decreases (i.e. as the frequency decreases the impedance of the filter inductance also decreases, creating a smaller voltage drop error). Whilst the error caused by the delay will also drop off for lower frequencies (as the effect of the fixed sample delay will be smaller), error calculations similar to those presented in Chapter 4




Figure 5.6: Bode plots showing effect with and without the integral gain (K_I) , and the proportional gain (K_P) .




Figure 5.7: Bode plots showing effect with and without the feed-forward (F-F) controller.

· · · , ,

. .

CHAPTER 5. STATIONARY REFERENCE FRAME CONTROL




Figure 5.8: Disturbance error E(s)/D(s) showing effect of with and without the feed-forward (F-F) controller. (Refer to Table B.1 in Appendix B for remaining default parameters.)

for the digital current regulation (as well as other errors in the system) mean that expecting the disturbance errors shown in Figure 5.8 to be below -60-dB is unrealistic for a practical system. One major reason for the introduction of the feed-back system is to counteract these practical errors in the feed-forward system.

5.2.2 Design of K_I

As discussed at the start of this chapter, the purpose of the resonant controller is to provide high feed-back gain at selected frequencies, which should in turn result in low disturbance errors at these values. Figure 5.7 shows that the contribution of the resonant controllers (light grey line) at frequencies away from the selected harmonics is small. We would therefore expect a change in K_I to have only a small effect on the LC resonance of the system – as shown by the very small magnitude change in system gain at the break point in Figure 5.9. However, the resonant controllers alter the phase response of the system at this frequency (Figure 5.9), and therefore also alter the disturbance error. For a change in K_I from 2 to 20 (where K_I is applied to all controllers equally), the disturbance error at the break point increases from 9.7-dB to 15.9-dB, respectively (Figure 5.10).

For series based system without a feed-forward component, the model shows that the resonant gain and the disturbance error are closely related. In fact, inspection of the system gain and disturbance error of the system without the feed-forward component (medium grey line in Figures 5.7 and 5.8, respectively) shows that the disturbance error at a selected frequency is




Figure 5.9: Bode plots showing effect of varying the integral gain (K_I) . (Refer to Table B.1 in Appendix B for remaining default parameters.)




Figure 5.10: Disturbance error E(s)/D(s) showing effect of varying the integral gain (K_I) . (Refer to Table B.1 in Appendix B for remaining default parameters.)

5.14 3

CHAPTER 5. STATIONARY REFERENCE FRAME CONTROL

approximately the inverse of the resonant gain (i.e. an inverse becomes a negation in the decibel scale). This is also confirmed in Figures 5.9 and 5.10 by comparing the response for varying values of K_I . It is expected that errors introduced by the practical system will slightly increase the theoretical disturbance error, but the disturbance error will also be slightly lowered by introduction of feed-forward. The value of K_I in the design stage can therefore initially be chosen based on the inverse of the desired disturbance error. (Note that this assumption is confirmed experimentally on the medium voltage experimental system as is presented in Chapter 10.) For example, assume that the maximum expected individual voltage harmonic in the supply is 5%, and all individual harmonic voltages in the load are to be reduced to less than 0.5%. For this case a ten times reduction of each selected supply voltage harmonic is desired (i.e. a disturbance error of -20-dB), so a minimum K_I of 10 should be chosen as a starting point in the design.

So far in this analysis K_I is assumed to be the same for all of the separate resonant controllers. This need not be the case. If different disturbance rejection values are required for particular selected frequencies, then K_I is simply replaced by $K_{I,n}$ for each resonant controller, where n is the n^{th} harmonic. Note that the higher frequency resonant controllers have more influence on the stability of the system. For example if the 11th and 13th resonant controller gains are reduced from 10 to 5 (with the others remaining at 10), then a phase margin increase of more than 1° is achieved. However, if the 5^{th} and 7^{th} controller gains are reduced in the same way, then only a 0.1° improvement is seen in the phase margin.

5.2.3 Design of K_P

The proportional feed-back gain, K_P , is used to stabilize the feed-back controller and to improve the transient response of the feed-back. The effect of varying the K_P in the system is illustrated in bode (Figure 5.11) and disturbance (Figure 5.12) plots. A variation in K_P is shown to affect the magnitude over the entire frequency spectrum shown, but has virtually no effect on the system phase response. The phase margin of the system is therefore altered by virtue of the shift in the frequency where the system gain reaches zero (i.e. the magnitude cross-over frequency), and not by a shift in the phase itself.

Proportional gain provides some damping for the LC filter resonance. The disturbance plot (Figure 5.12) shows a decrease from 14.7-dB disturbance error with no proportional gain, to 10.5-dB with a proportional gain of 0.5. A large proportional gain therefore improves both the damping of the system, and the transient response. However, the increase in proportional gain also decreases the phase margin, and a compromise must be found in the design process.




Figure 5.11: Bode plots showing effect of varying the proportional gain (K_P) . (Refer to Table B.1 in Appendix B for remaining default parameters.)




Figure 5.12: Disturbance error E(s)/D(s) showing effect of varying the proportional gain (K_P) . (Refer to Table B.1 in Appendix B for remaining default parameters.)

5.2.4 Design of f_C

Varying the resonant cut-off frequency f_C (i.e. $\omega_C = 2\pi f_C$) has already been shown in Figure 5.3 to effectively alter the width of the resonant term, but using (5.9) the peak gain is preserved. This is again confirmed in Figure 5.13, which shows the system response for three different values of f_C . The result is that the steady-state compensation performance at each selected harmonic will be independent of f_C , but the transient performance and stability will vary. The independence of the steady-state performance with f_C is illustrated by the disturbance plot in Figure 5.14, which shows an equivalent disturbance error for values of f_C at each target harmonic. As f_C is increased, the transient performance improves, and vice versa for a decrease in f_C . The transient performance variation can be compared to the effect of changing the cut-off frequency of a finite pole integrator in the rotating reference frame. For a finite pole integrator (simply a low-pass filter with a band-pass gain of K_I), as f_C is increased, higher frequencies are passed through into the integral controller, and therefore during transient conditions, a step signal input is seen faster by the controller. Hence, it can respond faster to the transient condition. However, Figure 5.13 shows that the phase margin of the system reduces significantly as f_C is increased.

From a design perspective a smaller value of f_C should initially be chosen, as this is the more stable option. Once a stable overall design solution is found, this value can be increased iteratively whilst maintaining the desired stability margins. For fixed-point implementations, the smaller the value of f_C , the more difficult the implementation will become. At a limit, this implementation will become near impossible to implement. Therefore, the lower value initially chosen for the design will be dictated by this practical limitation, and this will be discussed further in Chapter 6.

5.2.5 Active Damping Feed-back

The majority of the controller design to date has been devoted to damping down the resonance from the LC filter to minimize the amplification of disturbances in the supply voltage (at this frequency), and also to maintain the stability of the system. Chapter 4 has shown that the addition of physical resistors in the LC resonance path provides damping. However, the amount of damping is limited by the power losses in these resistors, as well as by the loss of filter performance when a resistor is placed in series with the series capacitor.

Ideally, the resonance should be damped without any increased power loss or loss in filtering performance. Active damping is therefore a good alternative, as this control method creates a




Figure 5.13: Bode plots showing effect of varying the cut-off frequency (f_C) . (Refer to Table B.1 in Appendix B for remaining default parameters.)




Figure 5.14: Disturbance error E(s)/D(s) showing effect of varying the cut-off frequency (f_C) . (Refer to Table B.1 in Appendix B for remaining default parameters.)

CHAPTER 5. STATIONARY REFERENCE FRAME CONTROL

virtual resistor but does not have the power losses associated with a real resistor. The filtering performance for active damping schemes also remains relatively unchanged, as the frequencies of filtering interest are well outside the bandwidth of the control scheme. Active damping schemes are becoming more common for converter applications [109] [130] [131], and are especially valuable in higher power systems where using physical resistors is impractical. In the literature to date, fully active series applications (such as the dynamic voltage restorer) have either; used physical resistors for damping [69] [89] [106] [107], used deadbeat controllers which account for the LC filter components [127] [132] [133] [134], accepted the large voltage ring that occurs [60] [135] [136], or used other control schemes that inherently provide some damping [63].

Dahono et al. [131] presented four possible resistor placement options for damping a VSI converter (with an LC filter): (a) in series with the filter inductor; (b) in series with the filter capacitor; (c) in parallel with the filter inductor; and (d) in parallel with the filter capacitor. For voltage regulation each of these four options can be arranged such that an equivalent virtual resistor can be created using feed-back of various measurements in the system. Active creation of the options (a) and $\{(c),(d)\}$ require measurement of the capacitor current and capacitor voltage, respectively [131]. As neither of these variables are measured by the proposed system, these options are discarded so that the cost of additional hardware is not occurred. Thus only the placement of a virtual resistor in series with the filter inductance can be used without requiring additional hardware measurements.

Placing a virtual resistor in series with the filter inductor is achieved by feeding the converter output current measurement (which is required for converter over-current protection) back into the controller as an inner current loop with gain K_{AD} (Figure 5.15). The addition of the active damping signal is placed before the dc-bus compensation scheme so that the net gain is independent of the dc-bus voltage. The value of K_{AD} becomes the equivalent virtual resistance placed in series with the filter inductor. Note that Chapter 4 discarded the use of an additional resistance in series with the filter inductance due to the voltage drop problems. However, for a virtual resistor placement the feed-back controller $G_1(s)$ will overcome these limitations, unlike the physical placement alternative. But, the introduction of the virtual resistor does lead to more errors in the feed-forward portion of the controller. This has little consequence on the steadystate performance, but will create a small temporary error (particularly at full load conditions) during fast and deep transient events. If capacitor current measurement was available, then this would be the preferable option from an overall performance perspective, but it is not used here due to cost considerations.




Figure 5.15: Components of the series injection control system. (active damping component highlighted in grey.)

The effectiveness of the active damping scheme is presented using the bode and disturbance plots of Figures 5.16 and 5.17. The addition of the scheme provides an extra 22° of phase margin (PM), and reduces the disturbance gain from 12.1-dB to 5.8-dB (with K_{AD} set to 3 Ω). Even with the capacitor resistance R_{CF} reduced to only 1 Ω (from 4.7 Ω), the damping is still significantly better than for the original system, but this reduction in capacitor series resistance does reduce the phase margin. For this reason, a combination of both ' hysical series capacitor resistance, and virtual resistance in series with the filter inductance is preferable (within the allowable power loss and filtering limits of the physical resistor placement).




Figure 5.16: Bode plots showing effect of the active damping (A.D.) scheme. (Refer to Table B.1 in Appendix B for remaining default parameters.)




Figure 5.17: Disturbance error E(s)/D(s) showing effect of the active damping (A.D.) scheme. (Refer to Table B.1 in Appendix B for remaining default parameters.)

5.2.6 Series Controller Design Process

Now that the effects and contributions of each of the separate controller parameters have been investigated (as well as the effects of the physical system parameters in Chapter 4), an overall design process for the design of the series controller can be developed. Using (5.10), the gain at selected resonant frequencies has been shown to be fixed by $K_{I,n}$, and is not affected by variations in f_C . This approach is used to define the required disturbance rejection, but the transient performance and stability of the system is controlled by more than just the resonant controller parameters (i.e. K_P , as well as filter damping elements such as R_{CF}). By fixing the target outcome first, the remaining parameters can be varied to find a suitable solution, whilst guaranteeing that the steady-state requirements will be met.

For harmonic voltage compensation, the steady-state performance in this research system has a higher priority than the transient performance. This is for two reasons. Firstly, harmonics are by definition steady-state, not transient, events. Secondly, the effects of voltage harmonics noted in Chapter 2 are mostly due to long term conditions, not caused by transient increases in harmonics for a few cycles. Therefore, the values of $K_{I,n}$ should only be decreased from the original target if a solution cannot be found within the scope of the remaining variables. The required disturbance error can be estimated by the ratio of the maximum voltage harmonic expected to exist at the installation and the limit down to which this harmonic must be reduced. This ratio is likely to vary for different harmonics, and may be varied for each harmonic controller if desired. The resonant gain $K_{I,n}$ is then found by the inverse of the disturbance ratio.

The design of the fundamental resonant feed-back gain $K_{I,1}$ is undertaken using the same method used for the voltage harmonic controllers, but using the voltage unbalance limits. Note that voltage unbalance limits are used as they are more challenging to achieve than voltage magnitude variation limits, and equipment is more susceptible to small variations in unbalance (Chapter 2 and Appendix A).

The design process is then as follows:

- source connections as discussed in Chapter 4.
- and the desired operating voltages (Chapters 3 and 4).

1. Create the series topology linear control model for the series system including load and

2. Determine a transformer ratio N based on the required sag compensation characteristics

3. Determine the filter parameters L_F and C_F as per the limitations given in Chapter 4.

- 4. Determine the disturbance rejection required and choose the inverse of this as the integral gain $K_{I,n}$ (refer above). Note that it has already been established that the higher frequency harmonic controllers have a much larger effect on the overall system stability. Therefore the choice of a smaller value of $K_{I,n}$ for the higher order harmonics (which are generally smaller in magnitude anyway) is recommended.
- 5. Determine the smallest value of f_C that can reasonably be digitally implemented on the chosen digital system (refer Chapter 6),
- 6. Determine a value of R_{CF} such that a significant damping effect is seen, yet the increased losses are within the system design parameters. (Note that the disturbance plot of E(s)/D(s) should be used – not the open loop gain of C(s)/R(s).)
- 7. Increase K_P such that the phase margin is not significantly disturbed, while still achieving further damping is still applied to the LC filter resonance.
- 8. Add in the active damping gain K_{AD} , and increase it until the resonance is critically damped. Also ensure that the equivalent series resistance does not become a dominant factor with regards to converter output voltage drop (i.e. the full load current multiplied by the virtual resistance K_{AD}). If a large enough value of K_{AD} is possible, investigate reducing the value of R_{CF} (i.e. to lower the resistive power losses).
- 9. Increase f_C whilst maintaining an acceptable phase margin and rejection of disturbance at the LC filter break point. (Note that K_I could alternatively be increased here to provide similar transient advantages, but increasing f_C will reduce the severity of the fixed-point digital implementation problems; see Chapter 6.)
- 10. Test using a switched simulation of the entire system (Chapter 8). If unstable (or significantly under-damped) reduce the value of f_C (or increase the value of R_{CF} if the break point resonance is the dominant stability problem and if it is acceptable to incur the increased losses). If stable, and the transient response is not sufficient, then increase the value of f_C . If stable and the transient response is more than sufficient, reduce R_{CF} to minimize the losses.
- 11. The final stage is to experimentally verify the system under the desired source and load conditions.

5.2. PARAMETER DESIGN OF THE STATIONARY FRAME SERIES CONTROLLER101

5.2.7 Final System Parameter Values

attenuation of 14-dB (i.e. $K_{I,n} = 5$) was chosen.


All of the bode and disturbance plots shown so far have clearly contained resonance problems around the LC frequency. The final system applies the results of the investigation into each parameter to maximize the damping of this resonance, and to also provide a high phase margin. Figure 5.18 presents the bode plot for the final system parameters. The resonant gain hump is now non-existent, and the phase margin is up to 85° for the series resistive-inductive load, and 100° for the purely resistive load. The disturbance plot (Figure 5.19) shows only 3.0-dB and 1.6dB for the same loads, respectively. Whilst the most dominant factor for the improved damping and stability is the addition of the active damping scheme, the results are the culmination of tuning all the available parameters. This is illustrated by the fact that the active damping scheme improves the default system PM from 41° to 63° , but this is further increased to 85° when all parameter tuning is complete.


Note that whilst phase margins of 85° and above may seem ample, sample delays have not been included in the linear model used so far. With a magnitude cross-over frequency of 1.85 kHz, the delay from the 10 kHz sampling at this frequency corresponds to 67°. The phase


Using the design process above, the final parameters used for the LV experimental work are presented in Table 5.1. The 2 mH filter inductance (L_F) was chosen to be 9% based on the 30 kVA LV experimental VSI with a 700 V dc-bus. As discussed in Chapter 4, the values of filter capacitance and series damping resistance were chosen to be 15 μ F and 4.7 Ω , respectively, to maximize the stability of the system and minimize the LC resonance. The proportional gain (K_P) was increased to 0.25, as this value was shown in the control model to provide additional damping to the system, while it was not large enough to have a noticeable effect on the stability of the system. The active damping gain/resistance (K_{AD}) was chosen to be 3 Ω . The control model shows that this value provided significant damping of the system, while the full system model (Chapter 8) verified that the value has little affect on the transient error. The filter cut-off frequency (f_C) was limited by the smallest feasible value available for the higher selected harmonics when implemented on a 16-bit fixed-point DSP (refer to Chapter 6). The integral gain $K_{I,n}$ is broken up into two groups. For the typically larger fundamental, 5^{th} , and 7^{th} harmonic voltages a disturbance gain of 20-dB was chosen (i.e. $K_{I,n} = 10$) such that expected maximum steady-state errors (after feed-forward compensation) of up to 5%, could be reduced to less than 0.5%. The higher frequency 9^{th} , 11^{th} and 13^{th} harmonics are generally much smaller and also have a more dominant effect on the stability of the overall system. Therefore, a smaller margin must therefore also take this delay into account. This is investigated further in Chapter 8 using a simulation which includes of all practical aspects of the UCPC.

Symbol	Namo	Value
K _P	Proportional gain	0.25
$K_{I,\{1,5,7\}}$	Integral gain (lower harmonics)	10
$K_{I,\{9,11,13\}}$	Integral gain (higher harmonics)	5
K _{AD}	Active damping gain	3Ω
fc	Cut-off frequency	1.5 Hz
Ν	Transformer ratio	2
L _F	Filter inductance	2.0 mH
R _{LF}	Filter inductor resistance	0.05 Ω
C_F	Filter capacitance	$15 \ \mu F$
R _{CF}	Filter capacitor resistance	4.7 Ω

Table 5.1: Control and series converter parameters for the LV experimental work.







work.

5.2. PARAMETER DESIGN OF THE STATIONARY FRAME SERIES CONTROLLER 103

Figure 5.18: Bode plots for the final parameters used in the LV experimental work.

Figure 5.19: Disturbance error E(s)/D(s) for the final parameters used in the LV experimental

Stationary Frame Shunt Current Reference Extraction 5.3

Chapter 4 presented the shunt converter control system for the UCPC, and noted that the conventional synchronous frame d-q harmonic extraction control block presented (highlighted in Figure 5.20) is not compatible with single-phase systems. The first section in this chapter has reviewed the development of the stationary frame P+Resonant controller which is derived from the synchronous frame d-q PI controller, and can be implemented on single-phase systems (unlike the synchronous frame d-q PI controller). This controller also has no requirement for a synchronized sinusoidal reference, and takes significantly less computational time.

This section investigates applying the conversion methodology used to develop the P+Resonant controller, to the high-pass filter based d-q frame harmonic signal extraction process. The aim is to achieve some, or all, of the practical and theoretical advantages of the P+Resonant controller, for the extraction of harmonic signals for use in the shunt portion of the UCPC in both singleand three-phase systems.




Figure 5.20: Components of the shunt control system.

5.3. STATIONARY FRAME SHUNT CURRENT REFERENCE EXTRACTION

5.3.1 Reference Signal Extraction Overview

The reference signal generation system is a central element of most active filter topologies. This system uses measured system variables as inputs to create current (or voltage) reference waveforms for the converter modulator that, if faithfully tracked, will cancel out all unwanted harmonic components in the target system. Figure 5.21 shows how the reference signal generation controller can be placed in a typical active filter system.

A large number of reported active filters implement their reference generation system in the Synchronous Reference Frame (SRF) [77] [94], which has the advantage of converting the harmonics of interest to a dc component so that they can be processed using a simple low-pass or high-pass filter. For example, several low-pass filters in cascaded reference frames can be used to extract particular harmonics for selective elimination [67] [122] [137]. However, this strategy does require substantial computational effort to be implemented, and is essentially the same as the selective PI d-q controller concept (discussed at the start of this chapter), where finite pole integrators are chosen and the gain is unity.

Alternatively, a high-pass filter in the fundamental synchronous frame can be used to retain all but the fundamental component, producing a target reference signal that is "everything else" to be compensated by the filter system modulator controller. This approach offers the benefit of minimal (If any) disturbance to the magnitude and phase of the harmonic components. (Note that some researchers implement the high-pass as one minus a low-pass filter, which is a theoretical equivalent.) Figures 5.22 and 5.23 illustrate these two approaches for active filter reference calculation. The SRF method removes only the positive sequence fundamental component, leaving both the negative sequence and the harmonics in the signal so that these components can be injected to cancel out the undesired line currents/voltages.




Figure 5.21: Typical active filter block structure.




Figure 5.22: Synchronous Reference Frame (SRF) High Pass (HP) type controller.





Figure 5.23: Synchronous Reference Frame (SRF) Low Pass (LP) type controller.

5.3.2 Proposed Stationary Reference Frame (StatRF) Signal Extraction


There are two primary advantages in using a stationary frame for the shunt reference generation. Firstly, translating a SRF controller into the stationary frame allows the whole converter system to be developed in a single frame of reference. Hence, classical control techniques can be used to explore the entire system performance, and improved simulation times can also be achieved. Secondly, physical implementation in the stationary frame simplifies the controller software by removing the requirement for sine/cosine reference look-up tables, and also allows specially designed digital filter operations to be readily implemented using fixed-point DSPs for the entire controller block. This significantly reduces the controller loop computation time. Of course, these advantages assume the use of a StatRF transfer function in the reference generator design that is theoretically equivalent to the SRF transfer function. Hence, it is necessary to develop these exact transformations for three-wire, four-wire, and single-phase systems.

This thesis presents an approach for transforming synchronous frame high-pass based generators into notch based active filter reference generators in the Stationary Reference frame (StatRF), which offers significant advantages in a practical implementation (Figure 5.24). The work also presents an exact transformed system including all cross coupling terms. This ensures

5.3. STATIONARY FRAME SHUNT CURRENT REFERENCE EXTRACTION



Reference Frame (SRF) harmonic extraction unit.



harmonic extraction units.

identical transient performance to that of a SRF generator. The performance difference between the exact and the band-pass variation is presented, outlining the positive and negative sequence differences between the two controllers. Three alternatives are considered: computation directly in the abc frame as shown in Figure 5.25a, which is effective for three-wire three-phase systems; computation in the stationary α - β frame as shown in Figure 5.25b, which better suits four-wire systems; and a version for single-phase systems.

Finally, coefficient rounding, internal integer truncation and pole clustering affects are significant problems when implementing shift-based Infinite Impulse Response (IIR) digital filters on 16-bit fixed-point DSPs (such as the TI TMS320F240 used in Chapter 9). These effects become even more significant at the high sample rates required for active filtering, and have also been identified as a problem for the P+Resonant controller [17]. The shift IIR implementation is briefly investigated to confirm that this problem also extends to the StatRF controller proposed here. This work leads into Chapter 6, which investigates this problem in more detail for all the linear controllers used in the UCPC.

Figure 5.24: Rotating to Stationary Frame conversion of the High Pass (IIP) type Synchronous

Figure 5.25: Proposed (a) three-wire and (b) four-wire Stationary Reference Frame (StatRF)

107

Note that for all harmonic reference generators 'x' and 'y' denote the inputs and outputs, respectively. The sample and cut-off frequencies of the digital filters are defined by ω_s and ω_c . respectively. The choice of ω_c determines the 3-dB frequency of the high-pass filters in the SRF, or alternatively the width of the notch in the StatRF. Larger values of ω_c give better tolerance against system frequency variations, but if too large, they will affect the phase and magnitude of the low order harmonics in the target reference. It should also be noted that the use of the subscript ${}^{\prime}_{ab}{}^{\prime}$ (when discussing three-wire systems) denotes the stationary *abc* frame where the c phase is not included (since for three-wire systems it can be treated as a redundant variable). When required, the c-phase signal is simply created from the negated summation of the a and b phases.

StatRF for Three-Wire Systems

For three-wire systems, a convenient compact form of the complete SRF reference generator is

$$\begin{bmatrix} y_{a}(t) \\ y_{b}(t) \end{bmatrix} = \begin{bmatrix} 0 & 1 \\ \frac{\sqrt{3}}{2} & -\frac{1}{2} \end{bmatrix} \begin{bmatrix} \cos(\omega_{0}t) & \sin(\omega_{0}t) \\ -\sin(\omega_{0}t) & \cos(\omega_{0}t) \end{bmatrix}$$
$$\begin{cases} [\mathbf{h}_{dq}(t)] * \left\{ \begin{bmatrix} \cos(\omega_{0}t) & -\sin(\omega_{0}t) \\ \sin(\omega_{0}t) & \cos(\omega_{0}t) \end{bmatrix} \begin{bmatrix} \frac{1}{\sqrt{3}} & \frac{2}{\sqrt{3}} \\ 1 & 0 \end{bmatrix} \begin{bmatrix} x_{a}(t) \\ x_{b}(t) \end{bmatrix} \right\} \end{cases}$$
(5.13)

where * represents a convolution. The transformation matrices are (from right to left): $ab \rightarrow \alpha$ - $\beta; \alpha - \beta \longrightarrow d - q;$ application of high-pass filter $h_{dq}(t)$ (or $H_{dq}(s)$); $d - q \longrightarrow \alpha - \beta; \alpha - \beta \longrightarrow ab$.

Using the same Laplace methods as proposed by Zmood et al. [112] [113] [114] for the P+Resonant controller, (5.13) can be transformed into an equivalent stationary frame system. The first step in the derivation of the StatRF reference generator is to move the high-pass filter from the rotating d-q frame into the stationary α - β frame using

$$\begin{bmatrix} y_{\alpha}(t) \\ y_{\beta}(t) \end{bmatrix} = \begin{bmatrix} \cos(\omega_0 t) & \sin(\omega_0 t) \\ -\sin(\omega_0 t) & \cos(\omega_0 t) \end{bmatrix} \left\{ \begin{bmatrix} \mathbf{h}_{dq}(t) \end{bmatrix} * \left\{ \begin{bmatrix} \cos(\omega_0 t) & -\sin(\omega_0 t) \\ \sin(\omega_0 t) & \cos(\omega_0 t) \end{bmatrix} \begin{bmatrix} x_{\alpha}(t) \\ x_{\beta}(t) \end{bmatrix} \right\} \right\}.$$
(5.14)

Expanding (5.14) produces (5.15) and (5.16), which connects the input and output α - β frames of reference.

$$y_{\alpha}(t) = + \left(\left[\mathbf{h}_{dq}(\mathbf{t}) \right] * \left(\begin{array}{c} x_{\alpha} \cos(\omega_0 t) \\ -x_{\beta} \sin(\omega_0 t) \end{array} \right) \right) \cos(\omega_0 t) + \left(\left[\mathbf{h}_{dq}(\mathbf{t}) \right] * \left(\begin{array}{c} x_{\alpha} \sin(\omega_0 t) \\ +x_{\beta} \cos(\omega_0 t) \end{array} \right) \right) \sin(\omega_0 t)$$
(5.15)

$$y_{\beta}(t) = -\left(\left[\mathbf{h}_{dq}(\mathbf{t}) \right] * \left(\begin{array}{c} x_{\alpha} \cos(\omega_0 t) \\ -x_{\beta} \sin(\omega_0 t) \end{array} \right) \right) \sin(\omega_0 t) + \left(\left[\mathbf{h}_{dq}(\mathbf{t}) \right] * \left(\begin{array}{c} x_{\alpha} \sin(\omega_0 t) \\ +x_{\beta} \cos(\omega_0 t) \end{array} \right) \right) \cos(\omega_0 t)$$
(5.16)

forms:

$$\mathcal{L} \{ (h_{dq}(t) * (x_{\alpha} \cos(\omega_{0}t) - x_{\beta} \sin(\omega_{0}t))) \cos(\omega_{0}t) \}$$

$$= (H_{dq}(s)\mathcal{L} \{ x_{\alpha} \cos(\omega_{0}t) - x_{\beta} \sin(\omega_{0}t) \}) * \frac{s}{s^{2} + \omega_{0}^{2}}$$

$$= \frac{1}{2} (H_{dq}(s) (X_{\alpha} (s + j\omega_{0}) + X_{\alpha} (s - j\omega_{0}) - jX_{\beta} (s + j\omega_{0}) + jX_{\beta} (s - j\omega_{0}))) * \frac{s}{s^{2} + \omega_{0}^{2}}$$

$$= \frac{1}{4} \begin{pmatrix} H_{dq}(s + j\omega_{0}) (X_{\alpha} (s + 2j\omega_{0}) + X_{\alpha} (s) - jX_{\beta} (s + 2j\omega_{0}) + jX_{\beta} (s)) \\ + H_{dq}(s - j\omega_{0}) (X_{\alpha} (s) + X_{\alpha} (s - 2j\omega_{0}) - jX_{\beta} (s) + jX_{\beta} (s - 2j\omega_{0})) \end{pmatrix}$$
(5.17)

$$\mathcal{L} \{ \dot{n}_{dq}(t) * (x_{\alpha} \sin(\omega_{0}t) + \cos(\omega_{0}t))) \sin(\omega_{0}t) \}$$

$$= (H_{dq}(s)\mathcal{L} \{ x_{\alpha} \sin(\omega_{0}t)x_{\beta} + \cos(\omega_{0}t) \}) * \frac{\omega_{0}}{s^{2} + \omega_{0}^{2}}$$

$$= \frac{1}{2} (H_{dq}(s) (jX_{\alpha} (s + j\omega_{0}) - jX_{\alpha} (s - j\omega_{0}) + X_{\beta} (s + j\omega_{0}) + X_{\beta} (s - j\omega_{0}))) * \frac{\omega_{0}}{s^{2} + \omega_{0}^{2}}$$

$$= \frac{1}{4} \begin{pmatrix} H_{dq}(s + j\omega_{0}) (-X_{\alpha} (s + 2j\omega_{0}) + X_{\alpha} (s) + jX_{\beta} (s + 2j\omega_{0}) + jX_{\beta} (s)) \\ + H_{dq}(s - j\omega_{0}) (+X_{\alpha} (s) - X_{\alpha} (s - 2j\omega_{0}) - jX_{\beta} (s) - jX_{\beta} (s - 2j\omega_{0})) \end{pmatrix}$$
(5.18)

$$\mathcal{L} \{-(h_{dg}(t) * (x_{\alpha} \cos(\omega_{0}t) - x_{\beta} \sin(\omega_{0}t))) \sin(\omega_{0}t)\}$$

$$= (-H_{dq}(s)\mathcal{L} \{x_{\alpha} \cos(\omega_{0}t) - x_{\beta} \sin(\omega_{0}t)\}) * \frac{\omega_{0}}{s^{2} + \omega_{0}^{2}}$$

$$= \frac{1}{2} (H_{dq}(s) (-X_{\alpha} (s + j\omega_{0}) - X_{\alpha} (s - j\omega_{0}) + jX_{\beta} (s + j\omega_{0}) - jX_{\beta} (s - j\omega_{0}))) * \frac{\omega_{0}}{s^{2} + \omega_{0}^{2}}$$

$$= \frac{1}{4} \begin{pmatrix} H_{dq}(s + j\omega_{0}) (-jX_{\alpha} (s + 2j\omega_{0}) - jX_{\alpha} (s) - X_{\beta} (s + 2j\omega_{0}) + X_{\beta} (s)) \\ + H_{dq}(s - j\omega_{0}) (jX_{\alpha} (s) + jX_{\alpha} (s - 2j\omega_{0}) + X_{\beta} (s) - X_{\beta} (s - 2j\omega_{0})) \end{pmatrix}$$
(5.19)

Each of the two outer terms in both (5.15) and (5.16) can be re-arranged using Laplace trans-

109

E 22

$$\mathcal{L} \{ (h_{dq}(t) * (x_{\alpha} \sin(\omega_{0}t) + x_{\beta} \cos(\omega_{0}t))) \cos(\omega_{0}t) \}$$

$$= (H_{dq}(s) \mathcal{L} \{ x_{\alpha} \sin(\omega_{0}t) + x_{\beta} \cos(\omega_{0}t) \}) * \frac{s}{s^{2} + \omega_{0}^{2}}$$

$$= \frac{1}{2} (H_{dq}(s) (jX_{\alpha} (s + j\omega_{0}) - jX_{\alpha} (s - j\omega_{0}) + X_{\beta} (s + j\omega_{0}) + X_{\beta} (s - j\omega_{0}))) * \frac{s}{s^{2} + \omega_{0}^{2}}$$

$$= \frac{1}{4} \begin{pmatrix} H_{dq}(s + j\omega_{0}) (jX_{\alpha} (s + 2j\omega_{0}) - jX_{\alpha} (s) + X_{\beta} (s + 2j\omega_{0}) + X_{\beta} (s) \\ + H_{dq}(s - j\omega_{0}) (jX_{\alpha} (s) - jX_{\alpha} (s - 2j\omega_{0}) + X_{\beta} (s) + X_{\beta} (s - 2j\omega_{0})) \end{pmatrix}$$
(5.20)

Combining equations (5.17), (5.18), (5.19) and (5.20) together, and re-arranging the results back into matrix form, results in (5.21).

$$\left[\mathbf{Y}_{\alpha\beta}\left(s\right)\right] = \frac{1}{2} \begin{bmatrix} \left(\begin{array}{c} +H_{dq}(s+j\omega_{0})\\ +H_{dq}(s-j\omega_{0})\end{array}\right) & \left(\begin{array}{c} +jH_{dq}(s+j\omega_{0})\\ -jH_{dq}(s-j\omega_{0})\end{array}\right) \\ \left(\begin{array}{c} -jH_{dq}(s+j\omega_{0})\\ +jH_{dq}(s-j\omega_{0})\end{array}\right) & \left(\begin{array}{c} +H_{dq}(s+j\omega_{0})\\ +H_{dq}(s-j\omega_{0})\end{array}\right) \\ = \left[\mathbf{H}_{\alpha\beta}\left(s\right)\right] \left[\mathbf{X}_{\alpha\beta}\left(s\right)\right] \end{bmatrix} \left[\mathbf{X}_{\alpha\beta}\left(s\right)\right]$$

$$(5.21)$$

Note that the double frequency components shown in (5.17) cancel with the other outer terms in (5.15) and (5.16). This cancellation is peculiar to three-phase systems, and is the reason why this form of controller does not work directly for single-phase systems.

Finally, the three-wire stationary reference equivalent to the SRF generator of (5.13) is achieved by substituting the high-pass filter function


$$H_{dq}(s) = \frac{s}{s + \omega_c} \tag{5.22}$$

into (5.21), and then applying the abc/α - β transformations from (5.13) to achieve (refer Appendix C for derivation):

$$[\mathbf{H}_{ab}(s)] = \begin{bmatrix} \frac{s^2 + \omega_c s + \frac{\omega_0 \omega_c}{\sqrt{3}} + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} & \frac{2\omega_0 \omega_c}{\sqrt{3}} \\ \frac{-2\omega_0 \omega_c}{\sqrt{3}} & \frac{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2}{\sqrt{3}} \\ \frac{-2\omega_0 \omega_c}{\sqrt{3}} & \frac{s^2 + \omega_c s - \frac{\omega_0 \omega_c}{\sqrt{3}} + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \end{bmatrix} .$$
 (5.23)

The StatRF generator of Figure 5.25a and (5.23) is now the exact mathematical stationary frame equivalent to the SRF generator of (5.13) with a high-pass filter substituted for $h_{dq}(t)$. Figure 5.26 verifies this equivalence by comparing the frequency characteristics for the two reference generators.

5.3. STATIONARY FRAME SHUNT CURRENT REFERENCE EXTRACTION



simulation.

StatRF for Four-Wire Systems

by substituting the high-pass filter (5.22) into the α - β generalised formula (5.21) which gives (refer Appendix C for derivation)

$$[\mathbf{H}_{\alpha\beta}(s)] = \begin{bmatrix} \frac{s^2 + \omega_c s + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} & \frac{-\omega_0 \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \\ \frac{\omega_0 \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} & \frac{s^2 + \omega_c s + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \end{bmatrix}.$$
 (5.24)

StatRF for Single-Phase Systems

To obtain an exact theoretical stationary generator for the SRF, the high-pass filter $(H_{dg}(s))$ was transformed using Laplace transformation techniques. However, the existence of crosscoupling terms exclude its use for single-phase systems. Earlier in this chapter, the review of the

Figure 5.26: Comparison of StatRF and SRF frequency characteristics (phase a only): Simulink

For unbalanced systems, the full matrix for the StatRF controller ($H_{abc}(s)$) becomes a three by three matrix of sub-generators. This system is easily derived by applying the same method as used in the balanced case, and replacing the abc/α - β transformations applied in the final stage. However, from a practical implementation perspective, the increase in the number of sub transfer functions from 4 to 9 for the StatRF system means that the computational advantages achieved for the SRF generator are reversed. Hence, the stationary generator can only usefully be derived as far as the α - β frame, as shown in Figure 5.25b. The transform is directly obtained

P+Resonant controller showed that if the approximate "low-pass to band-pass formula" [113] is used instead for the transformation, then the result is a symmetrical filter with no crosscoupling terms. This is ideal for use on single-phase systems. The transformation is achieved by performing the substitution

$$H_a(s) = H_b(s) = H_c(s) = H_{dq} \left(\frac{s^2 + \omega_0^2}{2s} \right) .$$
 (5.25)

Application of (5.25) to the SRF generator high-pass filter (5.22) results in a basic narrowband notch (refer Appendix C for derivation):

$$H_{a}(s) = H_{b}(s) = H_{c}(s) = \frac{s^{2} + \omega_{0}^{2}}{s^{2} + 2\omega_{c}s + \omega_{0}^{2}}$$
(5.26)

As there are now no resulting cross-coupling terms, the matrix presentation format can be omitted, and for single-phase usage the functions $H_b(s)$ and $H_c(s)$ are not required.

The P+Resonant review also noted the work by Mattavelli [110], where it was shown that the summation of both the positive and negative results from the Laplace transformation version resulted in full cancellation of the cross-coupling terms and a result very similar to the P+Resonant controller was developed using the approximate transformation. If the positive and negative (i.e. ω_0 becomes $-\omega_0$) sequence versions of (5.24) are added together, then the result is

$$\begin{bmatrix} \mathbf{H}_{\alpha\beta}(s) \end{bmatrix} = \begin{bmatrix} \left(\frac{s^2 + \omega_c s + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} + \frac{s^2 + \omega_c s + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \right) & \left(\frac{-\omega_0 \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} + \frac{\omega_0 \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \right) \\ \left(\frac{\omega_0 \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} + \frac{-\omega_0 \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \right) & \left(\frac{s^2 + \omega_c s + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} + \frac{s^2 + \omega_c s + \omega_c^2 + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \right) \\ = \begin{bmatrix} \frac{2s^2 + 2\omega_c s + 2\omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} & 0 \\ 0 & \frac{2s^2 + 2\omega_c s + 2\omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \end{bmatrix} \end{bmatrix}$$
(5.27)

which, as expected, also gives full cancellation of the coupling terms. Since the abc to α - β conversion makes no sense for single-phase systems, the direct terms in (5.27) can therefore be used, and this results (after scaling down by two) in the single-phase form of the StatRF reference generator of:

$$H_a(s) = H_b(s) = H_c(s) = \frac{s^2 + \omega_c s + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2},$$
 (5.28)

It can be seen that the difference between this form and the earlier narrowband notch is the additional ω_c terms, and considering that $\omega_0 \gg \omega_c$, then this difference is very minimal (as was the case for the equivalent three-phase P+Resonant versions).

Since (5.28) has no cross-coupling terms, it has the advantages of half the computational offort of the StatRF controllers previously defined, and the ability to work on single-phase systems. The filter is symmetrical around 0 Hz, and will therefore also remove negative sequence components from the input signal. In contrast, the SRF and three-phase StatRF generators do not remove the negative-sequence component from the signal. This comparison is shown in Figure 5.27. Thus, active filters employing the single-phase methods on three-phase systems are unable to compensate for negative-sequence fundamental currents/voltages.




Figure 5.27: SRF, StatRF and narrow-band notch comparison.

5.3.3 Practical StatRF Fixed-Point DSP Implementations

Switching frequencies in excess of 15 kHz are not uncommon for active filters, and for systems employing asymmetrical regular sampled PWM, the sampling frequency is twice this value. The total software interrupt time for these systems is therefore an important design consideration when developing a system. The advantage of the StatRF is that it reduces the total number of required multiplications compared to the SRF, and also shifts the whole controller into a digital filter form such that instructions specifically designed for this purpose can be fully utilized on a fixed-point DSP.

Furthermore, the StatRF does not require sine and cosine references, in contrast to the SRF controller. These references typically require large look-up tables to be stored within the DSP, often in off-chip memory, which can also increase the code execution time. The use of sine/cosine look-up tables also introduces an extra source of quantization noise into the discrete system. This source of noise was measured to be relatively significant during the experimental development of the SRF generator, especially since the aim of the active filter is to compensate for harmonics that may only be a few percent of the fundamental signal (see Chapter 9 for experimental results).

In this section the available practical approaches will now be investigated that allow for drift in the fundamental frequency when implementing the StatRF (with comparison back to the SRF method). In addition, this section begins the investigation into the digital implementation of the StatRF controller, establishing the basis for the further work presented in Chapter 6.

Parameter Selection for Systems with Frequency Drift

The choice of the cut-off frequency ω_c and the sample frequency ω_s can greatly affect how the StatRF generator is implemented. For systems designed just for harmonic compensation (not sub-harmonic flicker compensation) a wider (i.e. larger) value of ω_c can be chosen. Depending on the maximum allowable system frequency swing (and on the requirements of other controllers in the system), it may then be possible to eliminate the need for synchronization hardware and software, and still obtain the required fundamental attenuation.

For all other systems, the coefficients can be dynamically created in background software with minimal effort using pre-calculated versions of (5.31). If this option is too computationally expensive, a small look-up table of filter parameters can be used for selected frequencies around the nominal. For example, a StatRF with a f_c of 5 Hz will still achieve 40-dB attenuation with frequency variations of up to 0.05 Hz. If the maximum swing of the connected system is say

5.3. STATIONARY FRAME SHUNT CURRENT REFERENCE EXTRACTION

 ± 0.5 Hz, then this corresponds to 11 sets of coefficients and therefore 99 16-bit values (198 bytes) for a three-phase StatRF (and even less for a single-phase implementation). Note that the overlap shown in (5.31) means that only nine of the coefficients actually need to be stored. This is compared to the 1024 values (2048 bytes) needed for even a small sine lookup table for a synchronous frame implementation.

Digital Implementation

proposed StatRF controller to verify that such problems also exist here.

applied to the s-domain transfer functions to achieve z-domain digital filters in the commonly used form of

$H_a(z) =$


where constants a_n and b_n are the digital filter coefficients. Using the StatRF controller of (5.23), the digital filter matrix $[H_{ab}(z)]$ given in (5.31) is derived (with or without pre-warping) using the Tustin (bilinear) transformation

Fixed-point DSPs offer single-chip advantages for many power electronic applications [17], although accurate implementation of digital filters in the presence of quantization, coefficient rounding and fixed-point truncation errors requires careful attention. It is already known that problems exist with the implementation of the P+Resonant controller using infinite impulse response (IIR) digital filters on 16-bit fixed-point DSPs [17] - especially when used for selective harmonic compensation. This section briefly investigates these implementation issues for the

For discrete shift operator based IIR implementations a bilinear (Tustin) transformation was

$$\frac{b_0 + b_1 z^{-1} + b_2 z^{-1}}{1 + a_1 z^{-1} + a_2 z^{-1}}$$
(5.29)

$$s = k \frac{z - 1}{z + 1}.\tag{5.30}$$



As the ratio between the sample frequency and the cut-off frequency increases for an IIR digital filter, the minimum required integer bit size also increases. Whilst this problem occurs for both the high-pass filters of the SRF, and the notch based filters of the StatRF, substitution into the discrete formula for both the controllers shows that the StatRF controller is more sensitive.

It has also been found that truncation due to the fixed-point operations in the shift-based filters introduces dc offsets in the outputs of the digital filters. Figure 5.28 shows how the cross-coupling terms of the digital filters in $H_{ab}(s)$ are implemented. However, negating the signs of the numerator coefficients in (5.31) such that the cross coupling terms $(H_{12} \& H_{21})$ are subtracted from the direct terms $(H_{11} \& H_{22})$ (instead of summed) causes a 30-dB drop in the unwanted dc offset. This occurs since the integer truncation is always in the downward direction, so by subtracting one filter from another, the dc offset from the direct filter is cancelled out by that from the cross coupled filter.

Simulations were developed using the Simulink package in Matlab to accurately model the





Figure 5.28: Connection of controllers in Matrix $[\mathbf{H}_{ab}(s)]$.

5.3. STATIONARY FRAME SHUNT CURRENT REFERENCE EXTRACTION



coefficients.

shift-based IIR digital filters as they were experimentally implemented on the TI TMS320F240 DSP. The simulations included all integer rounding and truncation effects of each DSP calculation (details of the model are presented in Chapter 8). The results were extensively compared against the actual DSP implementation, and were used to produce the frequency characteristic of the shift-based implementation of the StatRF generator shown in Figures 5.29a and 5.29b. This figure shows that a shift-based StatRF filter can be satisfactorily implemented using 20-bit signed integer coefficients, with a possible notch attenuation of -35-dB. However, using 16-bit calculations the shift filter causes the notch centre frequency to shift, and only achieves -1-dB attenuation at the required frequency.

For the TI TMS320F240 DSP used in the experimental work in Chapter 9, 16-bit arithmetic is highly desirable, but for most high ratios between ω_c and ω_s the StatRF filter is not realizable unless either 32-bit arithmetic is used or other solutions are implemented. For the proposed solution to be viable, a practical implementation solution must be found. The experimental results are therefore deferred until Chapter 9, after this practical problem has been resolved.

Figure 5.29: Frequency response for continuous and shift IIR filters with: (a) 20-bit; (b) 16-bit;

and the friends and the first of

5.4 Summary

This chapter has investigated the use of stationary frame control to enable fast implementation of the UCPC (even with multiple harmonic controllers), as well as to allow for single-phase operation, which was not possible using the rotating frame controllers initially presented in Chapter 4.

The P+Resonant controller proposed by Zmood et al. [114] was reviewed, and has provided the basis for the majority of the following work. The effects of each of the parameters of a P+Resonant controller were investigated to design the selective harmonic compensation controller of the series converter of the UCPC. The use of feed-forward control was also discussed, along with the proposed use of an active damping scheme to provide better stability and improved LC filter resonance damping for the system. This investigation allowed a design process to be established, and the final parameters for the LV experimental system (Chapter 9) developed using this approach were shown to have good stability, as well as good rejection of the selected voltage error components.

For the shunt converter, Chapter 4 explored the use of a rotating frame signal extraction unit to create the reference current required by the inner deadbeat current controller. However, once again this unit is unable to work with single-phase systems, as well as having other undesirable implementation overhead problems. This chapter has developed a stationary frame equivalent version of this controller, applying the same techniques as were used for the development of the P+Resonant controller. Both three-phase (three-wire and four-wire) and single-phase alternatives were presented, noting that the single-phase alternative was nearly identical to a basic narrow-band notch filter type controller.

Finally, the conversion of the proposed control schemes to a 16-bit fixed-point DSP platform has been shown to have problems if traditional shift IIR digital filters are used. Therefore, a solution to this problem is required if the proposed controller is to be viable in a practical system. The following chapter investigates these practical problems in more detail, and explores various options to develop an effective solution.

Chapter 6

¹Most Infinite Impulse Response (IIR) digital filter implementations in power electronic converter applications are based on the time shift operator q and its associated z-transform. However, Chapter 5 concluded by identifying the problems associated with using shift-based HR digital filters for the implementation of stationary frame linear controllers which are based on high Q second order filters. This problem is particularly severe for the higher sample frequencies (compared to the system poles) typically used in Custom Power applications, and it is also aggravated by commonly used 16-bit fixed-point DSP hardware implementations. Therefore, an alternative approach to implement the proposed stationary frame controllers must be found.

The first part of this chapter presents the current state of the art in digital signal processing techniques used for real-time digital control of Custom Power applications, and explores possible techniques from the signal-processing field that could be applied to solve these problems. The primary focus is on the suitability of IIR and FIR (Finite Impulse Response) digital filtering techniques for this research, which are the defacto standards for such implementations.

The delta operator applied to HR digital filters is then proposed as a solution for the implementation of stationary frame controllers at high sample rates on fixed-point processors. Existing knowledge on this technique is formed to present the relevant information required for implementation of delta-based IIR digital filters in real-time control of power converters. A design process for the conversion of conventional shift-based IIR knowledge is presented to allow an easy transition from conventional methods. Two practical examples (from the UCPC shunt and series controllers) are provided to highlight the advantages of the proposed approach.

118

Digital Control: The Delta Operator

and a state of the state of the

¹The material in this chapter was first published in part as: M. J. Newman and D. G. Holmes, "Delta Operator Digital Filters for High Performance Inverter Applications," IEEE Trans. on Pow. Electronics, vol. 18, no. 1, Jan., pp. 447-454, 2003. M. J. Newman and D. G. Holmes, "Delta Operator Digital Filters for High Performance Inverter Applications," in Conf. Rec. IEEE/PESC, Cairns, Qld, Australia. 2002.


Digital Control in Custom Power Applications 6.1

Direct digital control of high performance converter applications (such as Custom Power) is now commonplace because of advantages such as the ability to readily upgrade the control algorithm, insensitivity to component parameters, aging and thermal drift effects, and flexibility. Figure 6.1 shows the signal flow of a Custom Power application (with a fully digital controller) including both the analog and digital components.

A single DSP (Digital Signal Processor) is used for both the digital controller and the generation of the PWM signals in the Figure 6.1 example. Dedicated DSP's optimized for this combined purpose are readily available, and include specific hardware such as PWM generation units. Such devices include the C24x and C2000 ranges in the Texas Instruments (TI) TMS320 family, the Motorola DSP56800 family, and the Analog Devices ADMC401 - all of which are 16-bit fixed-point DSPs. Therefore, the accurate fixed-point representation of controller transfer functions is particularly important.

Figure 6.1 is an example of a fully digital controller, where once the measurement signals are converted to digital form there are no further analog components before the gate driver circuitry that controls the power converter devices. (In contrast, an example of a partially digital controller would be a shunt active filter with an analog hysteresis current regulator. located after a digital reference signal processing controller.) Of course, even for a fully digital controller, the actual power system variables are analog, so there will always be a need for some analog circuitry to convert the measured signal into digital form. This can be either done using either a measurement sub-system within the DSP, or with separate circuitry. For converter applications, most measurement devices have analog outputs (e.g. hall effect and current transformers for current measurement, and resistive and capacitive dividers for voltage measurement), and therefore analog input conditioning circuitry is generally required. As well as the analog magnitude scaling, which is required to convert the signals to a voltage suitable for analog to digital conversion, analog anti-aliasing filters are usually necessary. Anti-aliasing filters attenuate input signals close to (and above) the sampling frequency of the controller, so that the aliasing of the digital controller at multiples of the sample frequency does not affect the system performance.

The alternatives to a single DSP controller solution are to use either multiple DSPs / Microcontrollers, or to use a combination of a DSP and external digital hardware for the PWM generation (typically a FPGA, or similar, is used). These solutions allow a floating-point processor to be used, which reduces the susceptibility of the system to errors caused by coefficient



a single-chip DSP digital controller.

rounding and numerical truncation. Increased processing speed of available processors (compared to the speed of converter control DSPs) can also be a driving force for a split solution. However, the disadvantage of these solutions is an increase in size and cost, as well as increased hardware and software design complexity (since extra hardware and software interfaces need to be developed).

The experimental work presented in this thesis uses both a single DSP (fixed-point), and a combined DSP/Microcontroller (floating-point/fixed-point) for the low voltage (Chapter 9) and inedium voltage (Chapter 10) experimental work, respectively. However, since fixed-point digital controllers are in common use, and are much more susceptible to errors than finite word length floating-point controllers, only the implementation of fixed-point digital controllers is presented in this thesis.

Typical Digital Filter Solutions 6.2

Filter transfer functions make up a large portion of linear control systems. For the stationary frame controllers used in this work, the entire controller is a filter. Therefore, for these systems, the digital control implementation is simply the application of digital filters to the chosen processing platform. However, for applications where precise accuracy is required, quantization, truncation and rounding effects (caused by digitization and finite word length/fixed-point processes) in these digital filters can become significant issues that may compromise the performance of the digital controller.

Figure 6.1: Control implementation block diagram for a general Custom Power application with

The fundamental forms of digital filters are the Infinite Impulse Response (IIR) filter

$$y[n] = \sum_{k=0}^{\infty} h[k] x[n-k], \qquad (6.1)$$

and the Finite Impulse Response (FIR) filter

$$y[n] = \sum_{k=0}^{n} h[k] x[n-k], \qquad (6.2)$$

where x[k] is the discrete sampled input signal, y[k] is the sampled output signal, and h[k] is the filter function. This section reviews both of these filters to assess their suitability for the implementation of the stationary frame filters required by the UCPC. The reasons for their limitation (noted already in Chapter 5 for the IIR method) are also detailed. Alternative methods are then briefly reviewed and this allows a solution to the fixed-point implementation problem to then be proposed.

To review the suitability of a digital filter system, a set of criteria has been established. Digital filters suitable for the control systems in this research should:

- Criterion 1: Be implementable on a 16-bit fixed-point DSP with the second order resonant/notch filter functions discussed in Chapter 5, even with large pole to sample ratios and/or a relatively narrow band/notch.
- Criterion 2: Have a close relationship to the response of the corresponding s-domain transfer function (even on a fixed-point 16-bit implementation) and should allow for an easy design transition from the continuous s-domain transfer function to its digital equivalent.
- Criterion 3: Have minimal software computational complexity and variable memory space requirements.
- Criterion 4: Be stable if the corresponding continuous equivalent controller is stable.

6.2.1 Shift operator based Infinite Impulse Response (IIR) Filters

Currently, most real time Infinite Impulse Response (IIR) digital filter implementations in power electronic applications use the time shift operator q and its associated z-transform. However, it is known that, as the sample period approaches zero for z-transform discrete systems, the dynamic response does not converge smoothly to its continuous counterpart [138]. Hence, as the sample rate of a digital controller increases, problems that are inherent with shift-based digital

6.2. TYPICAL DIGITAL FILTER SOLUTIONS

filters become more severe. Furthermore, the digital resonant/notch filters in the stationary frame controllers used in this research are more sensitive to coefficient rounding errors in IIR implementation than their rotating frame equivalents, and so often a floating-point or a 32-bit fixed-point processor is required for satisfactory performance [17]. The reasons for this sensitivity are outlined below, but for completeness, a brief review of a conventional shift-based IIR filter is firstly presented to provide a basis for this discussion, and to allow the solution to be developed in the following section.

The IIR filter function presented in (6.1) is written as having infinite length - which is obviously non-causal. However, it is the presence of this infinite prior knowledge of the past signal that distinguishes the IIR from the FIR, and which allows it to more accurately match the response of a continuous filter. The prior knowledge therefore cannot be discarded (otherwise it would simply be an FIR filter), but it can be managed using recursive functions, which enable the required prior signal knowledge to be remembered without the need for infinite, or even large, storage requirements. The disadvantages of this approach are opportunities for instability, as well as additional sensitivities due to the nature of the recursive system.

A recursive system requires the use of previous input and output samples. There is typically a fixed time shift (also called a time delay) between these samples. A mathematical operator has been defined to denote this delay, and is known as the shift (or delay) operator, q. The shift operator q, and its associated z-transform, are synonymous with the implementation of IIR digital filters, and in many texts the discussion of one is almost certainly followed by the other [139]- [142]. The application of the shift operator to a given input discrete-time sample u[k] is simply the future sample, as in

u[k+1] = qu[k]

a causal alternative

or equivalently
$$u[k+1] = zu[k].$$
 (6.3)

Note that if initial conditions are ignored, the shift operator q can simply be replaced by z [143]. In a practical sense this is obviously not causal, but the inverse shift operator can be applied as

$$z^{-1}u[k] = u[k-1]. (6.4)$$

Any linear discrete-time system $(2^{nd} \text{ order in this case})$ can be described by a linear difference

equation [140]

$$y[k] + a_1 y[k-1] + a_2 y[k-2] = b_0 y[k] + b_1 y[k-1] + b_2 y[k-2].$$
(6.5)

Note that only a second order transfer function has been considered, as it is usually preferable to implement higher order transfer functions as a cascade of first and second order functions, to minimize rounding and truncation effects [141]. Furthermore, the maximum filter order for all the linear controllers used in this research is second order.

Applying (6.4) results in the general form for the output, y[k], of an second order Infinite Impulse Response (IIR) filter, if

$$y[k] = b_0 y[k] + b_1 z^{-1} y[k-1] + b_2 z^{-2} y[k-2] - a_1 z^{-1} y[k-1] - a_2 z^{-2} y[k-2].$$
(6.6)

Finally, rearrangement of (6.6) provides the canonical form of the shift-based IIR filter, $H_q(z)$, which gives an output of Y(z) when applied to an input sequence X(z):

$$H_q(z) = \frac{b_0 + b_1 z^{-1} + b_2 z^{-1}}{1 + a_1 z^{-1} + a_2 z^{-1}}.$$
(6.7)


With the structure of the shift-based 2^{nd} order IIR filter realized, implementation of (6.7) still requires the shift filter coefficients $(a_k \& b_k)$. Whilst there are many methods for acquisition of these coefficients (including impulse invariance [139] [140], pole zero placement method [139], step invariance [140], and match z transformation methods [140]), the bilinear (Tustin) transformation is the more popular choice [139], as it will always provide a stable digital filter as long as the continuous filter is stable. This method involves the substitution of

$$s = \frac{2}{T} \frac{z-1}{z+1} \tag{6.8}$$

into the desired s-domain transfer function, and rearranging the result into the form of (6.7) to obtain the associated coefficient values.

The transformation from the continuous Laplace s-domain into the discrete-time z-domain, maps the infinite frequency range $[0,\infty)$ to the finite range $[0,\pi/T)$ [142]. This mapping it nonlinear and the frequency axis is compressed, with the effect becoming particularly significant for higher sampling frequencies. The importance of the compression for shift-based IIR filters is that as the sampling frequency increases, the poles of the filter will converge towards 1 on the z-plane. This clustering effect makes very small changes in the pole locations (i.e. because

6.2. TYPICAL DIGITAL FILTER SOLUTIONS



frequency = 2 kHz - 10 kHz).

of coefficient rounding) cause very large deviations from the intended transfer function. Figure 6.2 illustrates this effect for a shift implementation of a narrowband notch. Furthermore, for stability, the poles of H(z) must lie within the unit circle on the z-plane (the zeros can be anywhere), and therefore as the frequency increases the poles move closer to this stability limit (Figure 6.2). Finally, for practical controller implementations these problems will be further aggravated by Finite Word Length (FWL) floating point and fixed-point calculation errors.

The suitability of the IIR method for the implementation of the stationary frame controllers in this research can be summarized as shown below.

trollers:

- width is not too narrow.

Figure 6.2: Pole clustering effect of a narrowband notch shift-based IIR digital filter (sampling

Suitability Summary of IIR Filters for Implementation of Stationary Frame Con-

• Criterion 1 is partially satisfied. Implementation is possible on a 16-bit fixed point DSP, but only for some controllers where the sample frequency is sufficiently low and the narrowband

• Criterion 2 is partially satisfied. The IIR filter has a relatively close relationship to the corresponding s-domain transfer function (i.e. continuous filter), but will diverge as the sample frequency increases or the notch/resonant width of the controller is decreased (i.e.

when f_C is decreased).

- Criterion 3 is fully satisfied. The computational and variable memory overheads are low.
- Criterion 4 is partially satisfied. IIR filters designed using the bilinear transformation are stable if their corresponding continuous filters are stable. However, when the coefficients of the controllers used in this research are converted to fixed-point values, they have been found to cause unstable situations sometimes because of rounding errors.

6.2.2 Finite Impulse Response (FIR) Filters

Unlike the IIR filter, the filter function for an FIR filter (6.2) is finite - as the name suggests. The advantage is that a non-recursive implementation is possible, which cannot become unstable. The disadvantage is that the loss of information in the filter function means that the continuous equivalent may not be properly represented. The discrete representation of the continuous filter (criterion 2) is of significant importance, especially for the proposed stationary reference frame harmonic extraction control block (Chapter 5) as it relies on the correct cancellation of the direct and cross-coupled filters to achieve the desired response. For the P+Resonant filter, the error between the continuous and digital versions is not as critical, as the primary objective is to provide a high gain at the selected frequency, and very low gains elsewhere. However, a close match for both phase and magnitude is desirable, otherwise the results of the stability analysis may become invalid.

The implementation of an FIR filter can be described by

$$y[n] = \sum_{k=0}^{N-1} h_w[k] x[n-k].$$
(6.9)

where in this instance $h_w[k]$ is a time windowed set of samples from the discrete filter infinite impulse h[k] [144] [139]. Note that h[k] is the sampled form of the time domain impulse response h(t) of the continuous filter. The most basic form of windowing is the rectangular window

$$w_{rect}[k] = \begin{cases} 1, \ 0 < k < N \\ 0, \ \text{otherwise} \end{cases}, \tag{6.10}$$

such that the windowed sample values are unchanged from the original, and the values outside

6.2. TYPICAL DIGITAL FILTER SOLUTIONS

the finite range are removed. i.e.

is then formed [144] to be

H(z

the impulse response is given by

h(t)

which can then be directly sampled to produce $h_w[k]$, as illustrated in Figure 6.3a for the 11th harmonic (i.e. $\omega_n = 100\pi \times 11$). Note that this response is very different to that of the desired continuous filter, with the most distinctive difference being the introduced side-lobes centered around the 11th harmonic. These side-lobes are a consequence of the loss of information due to the windowing, which is known as the leakage (Gibbs) effect. Figure 6.3b shows the result of a single FIR implementation for multiple resonant controllers.

Since the impulse response of the ideal resonant controller is a sinusoid, the discarded values outside the window are significant. For the damped form of the P+Resonant filter, the impulse will decay, and therefore the leakage should be less. Once again the impulse response is developed

$$h_{w}[k] = h[k] w_{rect}[k]$$
(6.11)

Using the shift operator, z, already defined, the filter transfer function for the FIR digital filter

$$z) = \sum_{k=0}^{N-1} h_w[k] z^{-k}$$
(6.12)

To illustrate the effects of windowing (and therefore loss of information from the continuous filter) an FIR filter for the resonant portion of a P+Resonant filter is developed. Note that while many methods are available for the calculation of the filter functions coefficients $h_w[k]$, most of these methods are aimed at directly creating a custom response [139] [140], not creating an equivalent response to a continuous filter as required here. In this instance, the filter coefficients are found directly from the continuous filter by using the Laplace transform of the continuous resonant controller to give the impulse response h(t). For the ideal P+Resonant controller (5.5)

$$= \mathcal{L} \{ H_{P+R}(s) \}$$

= $\mathcal{L} \{ 2K_I \frac{s}{s^2 + \omega_n^2} \}$
= $2K_I \cos \omega_n t$ (6.13)




Figure 6.3: Simulations of FIR 16-bit fixed point digital implementations.

6.2. TYPICAL DIGITAL FILTER SOLUTIONS

to give

の変換の変換

語文の思想

に見たいというないがいできたという

 $h(t) = \mathcal{L} \{ H_{P+R}(s) \}$


The effect of varying f_C is illustrated in Figure 6.3c, with the target theoretical frequency responses given in Figure 6.3d. This shows that the two larger values of f_C show no obvious leakage effects. This is confirmed in Figure 6.4 which shows that the impulse responses of these two filters drop to near zero before the windowing occurs. However, even with this reduction in leakage, the 200 samples (also known as Taps) in the example are not sufficient to converge to the response of the continuous filters in Figure 6.3d. Increasing the number of Taps allows the FIR implementation to converge on the continuous filter (Figure 6.5), but an unrealistically large number of Taps is required to produce a reasonable frequency response.


From this example it can be seen that to use the FIR method to accurately implement a digital equivalent of the narrowband filters would be impractical, due to the large number of samples required. However, while the StatRF harmonic extraction controller used in this research requires the digital controller implementation to match the continuous controller, this may not be the case for the P+Resonant controller in general. Mattavelli et al. [17] used a FIR filter to overcome 16-bit fixed-point limitations when implementing a UPS with selective removal of voltage harmonics from its output. To provide a sharper roll-off characteristic a positive feedback term of z^{-N} was also used. However, the large variation in response (especially in phase) means that the controller design values are no longer valid. It is also unclear how the rapid phase variations seen at higher frequencies might affect the stability of the system.

The FIR filter has the advantage that as the number of selected harmonics increase, the computational time is not affected, but this is offset by the large initial overheads. For example, if 200 Taps were used for a FIR P+Resonant implementation (as per the previous example and [17]), then with a 50 ns instruction time (plus initial overheads) the TI TMS320F240 DSP would take approximately 11 μ s to execute the algorithm (assuming pipelined operation of the MAC instruction), and would require 800 bytes of memory for each phase to store the previous input samples and the filter array. For an IIR implementation, each separate P+Resonant controller was measured to execute in less than 2 μ s (i.e. less than 12 μ s overall for the six selected controllers). The overall execution difference between the IIR and FIR methods depends on

 $= \mathcal{L}\left\{2K_{I}\omega_{c}\frac{s+\omega_{c}}{s^{2}+2\omega_{c}s+\omega_{c}^{2}+\omega_{n}^{2}}\right\}$ $= 2K_{I}\omega_{c}\mathcal{L}\left\{\frac{(s+\omega_{c})}{(s+\omega_{c})^{2}+\omega_{n}^{3}}\right\}$ $= 2K_I \omega_c e^{-\omega_c t} \cos \omega_n t$

(6.14)








Figure 6.5: Comparison of 11^{th} harmonic P+Resonant FIR with varying N.

6.2. TYPICAL DIGITAL FILTER SOLUTIONS

the number of required parallel controllers, with the cross-over point being approximately six. However, the IIR also only requires 16 bytes of memory for each controller (48 bytes overall for six) to store the previous samples, which is orders of magnitude smaller than the FIR method. Finally, for changes in fundamental frequency the FIR method would have to calculate new values for, and then update, the entire 200 Tap array, while only 5 values for each IIR P+Resonant controller would need to be updated (i.e. 30 values for 6 controllers).

The suitability of the FIR method for the implementation of the stationary frame controllers in this research can be summarized as follows:

trollers:

- not critical.
- systems.
- memory space requirements are significantly larger.

6.2.3 Alternative Filtering Techniques

As neither of the conventional IIR and FIR digital implementation methods have been found to be completely satisfactory for the implementation of the stationary frame controller on a fixedpoint processor, another solution must be found. One possibility is to use Multirate digital signal processing, which involves the down sampling of the input signal to decrease the sample rate

Suitability Summary of FIR Filters for Implementation of Stationary Frame Con-

• Criterion 1 is partially satisfied. Implementation is possible on a 16-bit fixed point DSP, but only for the P+Resonant controller where the relationship to the continuous filter is

• Criterion 2 is not satisfied. The FIR method does not have a close relationship with its corresponding s-domain transfer function (i.e. continuous filter), and has a design process that may be difficult for discretization of the transfer function (i.e. a Laplace transform for the controller must be found, and it may not always be easily obtainable). However, if the continuous-discrete relationship requirement is relaxed, then many excellent design methods are available for various kinds of FIR filters with arbitrary specifications. This may be suitable for the P+Resonant filter in general, but is not viable for the StatRF

• Criterion 3 is partially satisfied. For large numbers of selected controllers (i.e. more than 6) the FIR approach may become more efficient than the IIR method. However, the variable

• Criterion 4 is satisfied. Non-recursive FIR filters are always stable [139].

[139]. This would minimize the clustering effects of HR filters, and also reduce the large number of Taps required for an FIR filter to track the response of a narrowband filter. However, there are a number of problems with this approach. Firstly, the consequence of down sampling is a loss of information, and the high accuracy required for the system (especially for the high frequency components of harmonic active filtering) cannot tolerate this loss. Secondly, selective harmonic compensation would require a different sample rate for each of the selected P+Resonant controllers. A separate FIR controller would therefore be required for each harmonic (which is not realistic), and for the IIR method the overhead would be greatly increased.

Another common digital filter variation is the Adaptive filter (of which the Kalman filter is one example) [139], where the filter coefficients (typically an FIR filter) are varied in realtime to suit the current signal characteristics. Whilst adaptive filters are good for matching to variations in system parameters, this research requires the digital filter to track a known continuous transfer function, which does not vary. Therefore, adaptive filters are not a suitable solution.

This review of the suitability of IIR and FIR filters has shown that an IIR filter solution is preferred, as it is more capable of emulating narrowband continuous filters and has a more straightforward design process. An IIR solution which is less sensitive to fixed-point processes would therefore be an ideal solution. So far the IIR filters considered have been implemented using the shift operator q – as is the case in most signal processing texts [139] - [142]. But this does not need to be the case.

The next option investigated here is the use of the delta operator to implement the IIR digital filters. In contrast to shift operator based IIR filters, it is shown that the response of the delta operator does converge to its continuous counterpart as the sample period approaches zero, and it is therefore much better suited to applications with sampling frequencies significantly higher than the filter system poles - as is the case in this research. Middleton et al. [138] has also shown that the delta operator has superior coefficient representation, rounding error performance and numerical properties in most calculations when compared to the shift operator. Therefore the focus of this chapter now turns to explore the application of the delta operator to the problem of practically implementing the desired stationary frame controllers on a fixed-point DSP. The remainder of this chapter provides an introduction to the delta operator methodology, the fixedpoint controller implementation considerations, as well as application examples specific to the UCPC converter controllers presented in this thesis.

6.3. THE DELTA OPERATOR

The Delta Operator 6.3

This section reviews the delta operator and considers its application to IIR digital filtering for the real-time control of power converters. The material presented is focused to provide a clear path for the conversion of conventional shift-based IIR filter design to the delta-based design approach. This allows a practical discussion for the implementation of delta IIR digital filters on fixed-point DSPs to be presented in the following section, and the final section develops and verifies the fixed-point implementation of the stationary frame controllers used in both the series and shunt controllers of the proposed UCPC, as well as a comparison with their shift-based counterparts.

The delta operator has previously been used for induction machine model parameter estimation [145] and for power system modelling [146]. However, despite the growing acceptance of the delta operators' superior high sample rate performance in the signal-processing field, little literature exists detailing the use of delta operators in real time digital control of PWM converter applications.

The delta operator δ was named and actively promoted for its use in digital control by Middleton and Goodwin in 1986 [138] [143] [147]. However, the technique was known in the numerical analysis field some decades before as the "divided difference operator", or "difference operator". A complete history of the origins of the delta operator by Goodwin et al. is contained in [147]. For discrete systems the delta operator is an Euler's approximation [148] to a derivative

$\delta u[k] = \frac{u([k+1])}{2}$

where Δ is the sample time.

Just as the continuous time derivative operator d/dt has an s-domain equivalent 's' (ignoring initial conditions) using Laplace transforms, the Delta transform can be used to convert the discrete time δ operator into its equivalent; ' γ '. Feuer and Goodwin [143] show that the Delta transform can be derived from the Laplace transform to illustrate the relationship between the two, and is summarized as follows.

If the Laplace transformation formula (single sided)

H(s) = L

$$\frac{1]\Delta) - u(k\Delta)}{\Delta} \approx \left. \frac{du(t)}{dt} \right|_{u=u(k\Delta)}$$
(6.15)

$$L\{h(t)\} = \int_0^\infty e^{-st} h(t) dt$$
 (6.16)

is discretized by the substitution of $k\Delta$ for time and an infinite summation for the integral, then

$$H'(s) = \sum_{k=0}^{\infty} \Delta e^{-sk\Delta} h\left(k\Delta\right).$$
(6.17)

Substitution of $e^{s\Delta} = 1 + \Delta \gamma$ results in the single sided Delta transform

$$H_{\delta}(\gamma) = D\left\{h\left[k\right]\right\} = \sum_{k=0}^{\infty} \Delta \left(1 + \Delta \gamma\right)^{-k} h\left[k\right].$$
(6.18)

Equation (6.18) can now be used to find the Delta transform of the derivative approximation δ (see proof by Feuer and Goodwin [143]), viz:

$$D\left\{\delta h\left[k\right]\right\} = \gamma H_{\delta}(\gamma) - \left(1 + \Delta\gamma\right) h\left[0\right].$$
(6.19)

Comparison of (6.19) to the Laplace transform of the derivative operator in

$$L\left\{\frac{d}{dt}h(t)\right\} = sH(s) - h(0) \tag{6.20}$$

shows that if $\Delta = 0$ then ' γ ' becomes interchangeable with 's'.

Therefore, the delta operator has the particular property that as the sample time, Δ , approaches zero, the delta implementation converges towards its continuous counterpart, the Laplace transform variable s. In fact, it can be said that the continuous domain is actually just a subset of the discrete-time delta representation, where $\Delta = 0$ [143]. It is this property that gives the delta operator its superior performance at high sample rates compared to the shift operator (which does not converge).

Note that $e^{s\Delta}$ is a time shift of Δ , and is equivalent to z. Therefore, for the same substitution used to create (6.19), the shift and delta operators are found to be related by

$$z = 1 + \gamma \Delta. \tag{6.21}$$

The delta operator δ is associated with the γ -transform in exactly the same way that the shift operator q is associated with the z-transform, so it follows from (6.21) that

$$q = 1 + \delta \Delta. \tag{6.22}$$

This illustrates how the forward shift q is made up of the present sample plus the difference

6.3. THE DELTA OPERATOR

(which is the derivative δ , multiplied by the time step Δ).

6.3.1 Delta operator based IIR Digital Filtering

must be defined with coefficients α'_x and β'_x (in this case second order)

$$H(s)$$
 :

but they then diverge as Δ increases.

$$H_{\delta}(\gamma)$$

A method of obtaining the α_x and β_x coefficients must therefore be found for finite sampling times. These coefficients could be found directly by applying the Delta transform defined in (6.18) to the sampled prototype system h[n], but a more straight-forward approach is desirable. Another possible solution is to use the relationship between the shift and delta domains in (6.21) to utilize the coefficients developed using the bilinear transformation. Note that it is the implementation method, and not the design method, that provides the delta IIR with its performance advantages over the shift IIR at high sample rates [143], and hence it is quite acceptable to use the same design process to determine coefficients. If the substitution

is applied to (6.7), the conversions shown in Table 6.1 result. This allows for simple derivation of the delta filter coefficients using commonly known shift coefficient design techniques, to facilitate the usage of the proposed method by requiring minimal alterations to design methods familiar to power electronic researchers.

·······	
$\beta_0 = b_0$	$\alpha_0 = 1$
$\beta_1 = \frac{2b_0 + b_1}{\Delta}$	$\alpha_1 = \frac{2+\alpha_1}{\Delta}$
$\beta_2 = \frac{b_0 + b_1 + b_2}{\Delta^2}$	$\alpha_2 = \frac{1 + a_1 + a_2}{\Delta^2}$

134

This research requires the discrete implementation of continuous filters using delta operator based IIR digital filters. To achieve this implementation the required transfer function H(s)

$$=\frac{\beta_0's^2 + \beta_1's + \beta_2'}{s^2 + \alpha_1's + \alpha_2'}.$$
 (6.23)

Equation (6.24) can then formed where the coefficients are equal to those in (6.23) for $\Delta = 0$,

$$=\frac{\beta_0\gamma^2 + \beta_1\gamma + \beta_2}{\gamma^2 + \alpha_1\gamma + \alpha_2} \tag{6.24}$$

$$H_{\delta}(\gamma) = H_q(z)|_{z=1+\gamma\Delta}$$
(6.25)

Table 6.1: 2^{nd} order delta and shift coefficient conversions.




Figure 6.6: Delta operator construction diagram.

For the delta operator to be useful in digital control applications, a causal form must also be available. This is the inverse delta operator

$$\delta^{-1} = \frac{\Delta q^{-1}}{1 - q^{-1}} \quad \text{or equivalently} \quad \gamma^{-1} = \frac{\Delta z^{-1}}{1 - z^{-1}} \tag{6.26}$$

whose construction is illustrated in Figure 6.6. Using this operator, the IIR canonical form of the delta domain transfer function is found to be

$$H_{\delta}(\gamma) = \frac{\beta_0 + \beta_1 \gamma^{-1} + \beta_2 \gamma^{-2}}{1 + \alpha_1 \gamma^{-1} + \alpha_2 \gamma^{-2}},$$
(6.27)

and has the same form as its shift counterpart in (6.7). Therefore, implementation of delta operator based IIR filters can be performed in the same manner as for shift operator based IIR filters, except with γ^{-1} replacing z^{-1} , and with different coefficients. Hence, the digital filter software structure of existing shift-based filters can remain mostly untouched when converting to delta-based filters, and the added computational overhead is also very minimal.

Figure 6.7 shows the discrete stability regions for the shift and delta implementations [143], as well as the region for the continuous Laplace domain. These plots also provide some illustration of the mapping that occurs between the continuous and discrete shift/delta planes. It can be seen that as Δ approaches zero, the stability region for the delta implementation will grow to approach that of the Laplace domain (i.e., the whole left hand plane), while the stability region of the shift implementation remains fixed, causing the clustering at 1 on the real axis of the pole-zero shown in Figure 6.2 as the sample rate increases.

6.3.2 Choice of Δ

For shift-based filters, the spread of the coefficient values are fixed, and if this spread is too large then the coefficients reach a point where they cannot be implemented on a 16-bit fixed-point

6.3. THE DELTA OPERATOR




Figure 6.7: Stability regions for the contiplanes.

system. However, for delta operator based digital filters (despite the variable Δ initially being defined as the sample period) Δ is free to be varied to optimize the numerical properties of the design [147]. Therefore, since the coefficients are a function of Δ (Table 1), the spread of the coefficients can be optimized to allow lower percentage rounding errors. In general, the choice of Δ determines the coefficient rounding and sensitivity, as well as the maximum internal variable size of the delta filter, as discussed later.

6.3.3 Direct Form Structures

IIR digital filters can be implemented using either direct form I (DFI) or direct form II (DFII) structures, or their transposed versions DFIt and DFIIt (Figure 6.8). The DFI form can be seen to be simply a diagrammatic version of (6.6), illustrating the order in which the additions and subtractions should take place. The DFIt, DFII and DFIIt forms are rearrangements developed to achieve different numerical responses.

Whilst most shift-based digital filters can be implemented with any of these forms, this is not necessarily the case for fixed-point delta-based digital filters [149]. For the DFI form (Figure 6.8a) the unstable pole at z = 1 of the γ^{-1} formula in (6.26) is not cancelled prior to this inverse delta operation, and this implementation is therefore unstable. This causes the output of the operation to overflow. For the DFIt form (Figure 6.8b) the unstable poles of (6.26) are cancelled prior to the inverse, but require double precision to function properly [149]. These problems are mostly avoided by use of the DFII and DFIIt forms (Figures 6.8c and 6.8d). Since they also have half the number of γ^{-1} operations compared to the DFI and DFIt forms, only the DFII and DFIIt forms are considered further for fixed-point delta-based filter implementations.




Figure 6.7: Stability regions for the continuous Laplace plane, discrete delta, and discrete shift

137




Figure 6.8: Direct Form (DF) digital filter implementation structures: (a) DFI; (b) DFIt; (c) DFII; (d) DFIIt.

6.4 **Fixed-point Implementation**

This section explores the fixed-point issues to be considered during the implementation of deltabased digital filters, and provides practical approaches to aid in development of a reliable and improved performance implementation. For this research work a TI TMS320F240 16-bit fixed-point DSP has been used for the LV experimental verification, implementing a DFII type delta-based digital filter using the software interrupt procedure shown in Figure 6.9. Note that this DSP does provide a 32-bit accumulator, which can be utilized to minimize overflow and truncation problems in the HR filters.




Figure 6.9: 16-bit fixed-point TI TMS320F240 DSP delta-based IIR software implementation diagram.

6.4. FIXED-POINT IMPLEMENTATION

6.4.1 Overflow Minimization and Clamping Techniques

To manage overflows, the TI DSP instruction set allows the output of the 16-bit x 16-bit multiplications to be automatically shifted down by 6-bits before being added to the accumulator. This allows up to 128 consecutive multiplications and accumulations before an overflow can occur. The multiply, shift and accumulate steps are all conducted together using a Multiply and Accumulate (MAC) instruction in a single cycle of the DSP (Figure 6.9). A similar instruction is also available on the equivalent Analog Devices and Motorola product families, although for these products the shift is not required since they use larger length accumulators to reduce the overflow occurrences.

Clamping must be applied to points S_0 , S_1 and S_2 of the filter implementation (see Figure 6.9) to avoid overflows when the accumulated results are stored back into the 16-bit data memory [149].

Internal Truncation Compensation 6.4.2


「たい」というないでは、「ない」のないで、


While 32-bit accumulations minimize the truncation effect that would occur if the resultants were added in 16-bit, ultimately the result still has to be converted back to 16-bit, and this leads to various problems for IIR digital filters. A shift-based implementation is particularly sensitive to this truncation, in contrast to the minimal effect it has on a delta-based implementation (as shown in the later examples).

Some of the truncation problems can be reduced by converting the truncation (floor) into a rounding event. This is done by adding an offset of half the magnitude of the divisor to the signal preceding the downward bit shift of the multiplication shift. For example, Figure 6.10 shows the truncation compensation applied to the inverse delta operator. If Δ is chosen to be 1/32, then this corresponds to a right bit shift of 5 (i.e. $log_2 32$) to the input signal. Therefore, an offset of magnitude 16 would, in isolation, shift and truncate down to 0, but in combination with the incoming signal, it converts the original truncation of the incoming signal into a rounding operation.

6.4.3 Coefficient Rounding

Another problem faced by fixed-point systems is coefficient rounding, which occurs during the filter design stages. The percentage of rounding in the coefficients is dependent on the scaling of the rational coefficients, so that they can be represented in integer form. The scaling is achieved by replacing the 1 in the IIR filter canonical form dene ninator of the shift and delta filters.








Figure 6.11: Truncation and rounding effects from a 16-bit fixed-point DSP.

with the coefficients a_0 and α_0 , respectively. This will scale all the other coefficients by α_0 , so that if α_0 is chosen as 214, then a coefficient of magnitude 1.546, would become 25329.664, and round to an integer of 25330. As discussed earlier, for higher frequencies the roots of shiftbased IIR filters cluster toward 1 on the z-plane, and therefore the effect of this minor loss of information becomes more severe as the sampling frequency increases. For faster sampling rates, this sensitivity for the shift operator is proportional to $1/T_n$ (where n is the order of the filter), while it is a relatively small constant value for delta-based implementations [143].

Example 1 (Sub-section 6.5.1) confirms how this rounding affects the shift implementations, while the delta operator for the same example remains quite resilient to such rounding, even with 6-bit coefficients.

6.4. FIXED-POINT IMPLEMENTATION

6.4.4 Integer Scaling and Δ Selection

For fixed-point shift filters the only parameter that can be varied is the scaling factor a_0 , which is typically set to the maximum value that allows all the coefficients to fit within the available integer bit size. This choice minimizes the percentage effect of the coefficient rounding and also decreases the internal truncation problems, although the scaling factor may sometimes need adjustment and lowering if internal variables become too large.

For delta filters, the design becomes more complicated as both the scaling factor α_0 and the value of Δ need to be selected, and the ideal values of each do not necessarily agree. Table 6.1 shows that α_1 and β_1 are inversely proportional to Δ , α_2 and β_2 are inversely proportional to Δ^2 , while β_0 is independent of Δ . Therefore, as Δ decreases the coefficients will spread, and care must be taken that the maximum spread remains significantly smaller than the allowed coefficient size (i.e. $\pm 2^{15}$ for a 16-bit signed integer). Also, if Δ becomes too small, the quantization noise introduced in the γ^{-1} operation will become significant, and other quantization effects also change as Δ is varied. A detailed quantization noise optimization method for choosing Δ by Kauraniemi et al. can be found in [149]. That said, decreasing the size of Δ was found to decrease the internal variables for both of the following practical examples, and therefore a compromise had to be reached to obtain an acceptable filter input range.

Another consideration for the design is that both Δ and α_0 (or a_0) should ideally be a power of 2. This facilitates their implementation as simple right bit shifts, instead of using costly division operations. Figure 6.9 shows that Δ is implemented as a right shift of $log_2(1/\Delta)$ bits. For α_0 this shift is denoted in Figure 6.10 as the Integer Shift Scale (ISS), which also incorporates the 6-bit shift used for the overflow protection discussed earlier.

It should also be noted that as the width of the notch and resonant filters in the following examples was decreased (i.e. ω_c was decreased) it was found that the internal variables of the DFII form tended to increase around the notch/resonant frequency. Thus, the choice of ω_c is also significant in the design of the scaling and Δ coefficients.

Delta IIR versus Shift IIR 6.5

This section develops two filter examples to compare shift- and delta-based IIR implementations. The examples are the stationary frame reference generation used for the shunt portion of the UCPC (proposed in Chapter 5), and the P+Resonant controller used by the series portion of the UCPC. These controllers are illustrated in Figure 6.12.

The objective of the stationary reference frame controller (Example 1) used in the shunt converter controller is to remove the positive sequence fundamental from the load current measurement, leaving only the harmonic and unbalanced currents (for three-phase systems). The negative of this remaining signal is then injected back into the grid to cancel out these unwanted quantities. This stationary frame controller has a second order notch based transfer function.

Conversely, the series converter P+Resonant controllers (Example 2) are feed-back based, and aim to provide a high gain at selected frequencies to minimize steady-state load voltage error. The transfer function of this controller is a high Q resonant function. Example 2 first applies the P+Resonant controller to a 50 Hz current regulator to compare the shift- and deltabased implementations, and then presents the harmonic voltage controllers of the UCPC for only the delta approach (as this controller could not be implemented using the shift method).




Figure 6.12: Proposed control scheme for the Universal Custom Power Conditioner, with controllers used for shift/delta comparison examples shown in grev.


6.5. DELTA HR VERSUS SHIFT HR


6.5.1 Example 1: StatRF Harmonic Reference Generator

The first example is the harmonic reference generator block used in the shunt portion of the UCPC (Figure 6.12). Chapter 5 showed that for three-phase (and three-wire) systems both the load current harmonics and negative sequence fundamental current must be extracted, and this can be achieved using the cross-coupled notch based filters defined by

$$[\mathbf{H}_{ab}(\mathbf{s})] = \begin{bmatrix} \frac{s^2 + \omega_c s + \frac{\omega_0 \omega_c}{\sqrt{3}} + \frac{\omega_0}{\sqrt{3}}}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} & \frac{2\omega_0 \omega_c}{\sqrt{3}} \\ \frac{-2\omega_0 \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} & \frac{s^2 + \omega_c s - \frac{\omega_0 \omega_c}{\sqrt{3}}}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \end{bmatrix}.$$
(6.28)

This filter arrangement was shown in Chapter 5 to be an exact theoretical equivalent to a synchronous d-q frame high-pass filter method (Figure 6.13). Note that the fixed-point shift-based IIR implementation problems also apply to the high-pass filter used in the d-q implementation, but since the d-q version uses only a first order filter, the effects are less severe. Also the filter frequency is set by the Park Transformation, and therefore filter problems cannot cause a skew in the selected frequency (unlike the stationary frame controller). However, the first order filters used can become unstable due to the combination of the rounding and clustering effects discussed earlier in this chapter. The d-q implementation also has other practical problems which are described in Chapter 9, which make the StatRF option in (6.28) more desirable once delta-based HR filters are used.





Reference Frame (SRF) harmonic extraction unit.

Figure 6.13: Rotating to Stationary Frame conversion of the High Pass (HP) type Synchronous


For single-phase systems only a harmonic reference is required (since single-phase systems do not have negative sequence components) and therefore the extraction takes the form of a narrowband notch (see Chapter 5) defined by

$$H(s) = \frac{s^2 + \omega_o^2}{s^2 + 2\omega_c s + \omega_0^2}.$$
(6.29)

From an implementation perspective, the filters in both (6.28) and (6.20) have very similar characteristics. For this reason, only (6.29) is used in the following comparison, so that the presentation of the filter coefficients can also be included. However, both versions are implemented in the LV experimental work described in Chapter 9.

Figure 6.14 compares the frequency responses of shift- and delta-based filter implementations for a narrowband notch (6.29). The shift-based filter only achieves 35-dB attenuation of the 50 Hz signal even using a 20-bit implementation, and with a 16-bit implementation virtually none of the 50 Hz signal is attenuated because of the shifted notch frequency. On the other hand, the delta-based filter achieves 56-dB attenuation with a 16-bit implementation, and surprisingly still tracks the continuous filter locus for both 12-bit and 6-bit implementations (where the shiftbased filter becomes useless). The frequency plots were generated using Matlab and Simulink simulations which modelled all quantization, coefficient rounding and internal truncations of the actual DSP practical implementation. This simulation method is discussed in detail in Chapter 8. Also, the coefficients used for the delta-based filter examples were generated from the shift coefficients (before rounding) using Table 6.1, which confirms that the limitations of the shift-based filter are not attributable to the Tustin (i.e. Bilinear) transformation.

This example shows one situation where a shift-based IIR implementation is not possible on a 10-bit fixed-point DSP. By increasing the value of f_C the shift-based implementation will become more effective, but as f_C increases it affects the phase of the extracted harmonics and therefore impacts on the performance of the active harmonic filtering process. As the implementation overheads of the shift method versus the delta method are very minimal, there is no reason for such compromises to be made.



16-bit; (c) 12-bit; (d) 6-bit coefficients.

Figure 6.14: Frequency response for continuous, shift and deita filters with: (a) 20-bit; (b)

Example 2: P4-Resonant Controller 6.5.2

The second example is the P+Resonant controller (6.30) used for the selective harmonic compensation in the series controller of the UCPC (Figure 6.12). Once more both shift- and delta-based HR methods are compared, but the comparison firstly looks at a single P+Resonant controller

$$H_{P+R}(s) = K_P + 2K_I \omega_c \frac{s + \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2}$$
(6.30)

at the fundamental frequency (i.e. not considering the selected harmonic controllers), as some of the higher frequency selected harmonics simply caunot be implemented on the 16-bit DSP using a shift-based method.


Figure 6.15 shows the magnitude and phase plots for the shift and delta-based 16-bit fixedpoint implementations of (6.30), where it can be seen that the delta-based filter exactly tracks the desired continuous function, whilst the notch of the shift-based filter skews away from the target frequency. This causes a 50 Hz gain of only 4-dB, instead of the ideal 12-dB, and the phase of the shift-based filter also reduces (causing a loss in the phase margin of the system near the notch frequencies of up to 30°).

The P+Resonant controllers shown in Figure 6.15 were implemented on a 16-bit experimental system to regulate a fundamental current into an R-L load. The results show that for this example the shift-based version contains a significant steady-state error (Figure 6.16), while the delta-based implementation creates very little error (Figure 6.17). The integral gain K_I was chosen to just give a visual steady state error of zero, so that the effect of the shift and delta implementations could be easily seen in the comparison of the steady state errors.

Furthermore, the shift-based implementation required truncation compensation (Sub-section 6.4.2) for it to even be possible, since the truncations caused by the transfer of the 32-bit accumulator summation to the 16-bit data memory were found to cause very large dc offsets which quickly saturated the PWM modulator. The delta-operator version, on the other hand, was readily implemented without any truncation compensation. However, compensation was added for the final version before the Δ bit shift (Figure 6.10) to remove a small dc offset found at low demanded current levels. This is one of many examples where the sensitivity of shift-based filters was found to cause problems requiring attention, whereas delta-based implementations did not suffer from nearly the same severity (if at all).

For the selective harmonic compensation used in the series controller of the UCPC the

6.5. DELTA IIR VERSUS SHIFT IIR



P+Resonant filters.

following function is required:.

$$G_1(s) = K_P + \sum_{n \in M} 2K_{I,n} \omega_c \frac{s + \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_n^2} \text{ where } M = \{1, 5, 7, 9, 11, 13\}.$$
(6.31)

Figure 6.18 shows the continuous and delta-based IIR implementations of (6.31) using the parameters from the experimental work in Chapter 9. The delta IIR parameters are given in Table 6.2. All the resonant filters were designed with an integral gain K_I of 5, with post filter gains provided where necessary (i.e. to boost the gain to 10 for the fundamental, 5^{th} and 7^{th} harmonics). This figure shows that the delta-based method closely follows the target continuous filters. Note that the shift-based method is not shown, since the 16-bit fixed-point implementation was not practical with an f_C of 1.5 Hz and sample frequency f_S of 10 kHz. due to significant internal variable overflow for all the selected harmonics (for both DFI and DFII types) even for small input signal magnitudes. However, a clear divergence between the continuous and delta-based filters can be seen as the Nyquist frequency is approached, which is an unavoidable consequence of the digitization process. An increasing divergence in the phase

Figure 6.15: Open loop frequency response for continuous, shift and delta-based, 16-bit




Figure 6.16: Experimental results for a shift-based P+Resonant current regulator.





Figure 6.17: Experimental results for a delta-based P+Resonant current regulator.

6.5. DELTA HR VERSUS SHIFT HR

Selected Frequency	n	$\mathbf{K}_{\mathbf{f}}, n$	fc	α0	Δ
50 Hz (Fundamental)	1	10	1.5 Hz	2 ¹³	$1/32 (2^{-5})$
250 Hz (5 th Harmonic)	5	10	1.5 Hz	2^{13}	$1/8 (2^{-3})$
350 Hz (7 th Harmonic)	7	10	1.5 Hz	2^{13}	$1/8 (2^{-3})$
450 Hz (9 th Harmonic)	9	5	1.5 Hz	213	$1/4 (2^{-2})$
550 Hz (11 th Harmonic)	11	5	1.5 Hz	213	$1/4 (2^{-2})$
650 Hz (13 th Harmonic)	13	5	1.5 Hz	213	$1/4 (2^{-2})$

compensation.



UCPC).

Table 6.2: Parameters of the delta-based IIR digital filters used for the UCPC series feed-back

Figure 6.18: Simulated open loop frequency response for ideal continuous and delta-based 16bit parallel selective P+Resonant controllers (with parameters from the series controller of the

149

can also be seen, and also is due to the digital sampling process.

Previous selective harmonic compensation systems which used the P+Resonant controller have used either floating-point DSPs with a shift-based IIR method [110] [150] (both shunt active filters), or have been forced to use approximations to the P+Resonant controller using an FIR filter to implement a selective harmonic controller on a 16-bit fixed-point DSP [17]. Using the delta operator method, Figure 6.18 shows that fixed-point implementation is possible, and this is verified experimentally in Chapter 9.

It should be noted that this chapter only investigates the use of the delta operator for a particular set of digital controllers, to suit a particular problem. The application performance of the delta IIR digital filter to other linear controllers is not within the scope of this research, and is left for further work. Furthermore, Kauraniemi et al. [149] indicate that for some particular filter arrangements the shift-based approach may actually provide better sensitivity performance than the delta method. However, this is generally for situations where the sample frequency is significantly lower than is typically used for modern PWM converter applications.

6.6. SUMMARY

6.6 Summary

This chapter has investigated the problems of digital implementation of the stationary frame linear controllers described in Chapter 5. Conventional shift-based IIR and FIR digital filters were reviewed to identify why each of these methods did not meet the desired criteria. In some cases, while the shift-based IIR could not implement the desired controllers on a fixed-point 16-bit DSP, the FIR was able to implement these controllers. However, due to leakage and other effects the response of the FIR filter was significantly different to that of the desired continuous filter. The FIR filter was therefore considered to be unsuitable for systems such as the StatRF harmonic extraction controller proposed in Chapter 5, because of the need for correct cancellation of the cross-coupling terms for this controller.

Delta operator based IIR digital filters were then proposed to solve these implementation problems. The delta operator δ allows high performance digital filters to be implemented with 16-bit (or less) fixed-point arithmetic without significant error, and is particularly effective for applications involving high sampling frequencies and high Q narrowband filters – such as the stationary frame controllers used in this research. While the delta operator is well known in the signal processing field, there is little literature discussing its application for real time digital control of PWM converters. A review of the delta operator and its application to digital filtering then led to a method of applying it to the desired stationary frame controllers to achieve significantly improved correlation between the continuous and discrete filters - especially using fixed-point arithmetic. Table 6.3 summarizes the differences between the shift IIR, FIR, and delta IIR implementations of the controllers used in this research.

	Shift IIR	Non-recursive FIR	Delta IIR
Computational cost	Excellent	Average	Excellent
Variable space	Excellent	Poor	Excellent
Coefficient sensitivity	Poor	Excellent	Excellent
Calculation truncation sensitivity	Poor	Excellent	Very Good
Continuous filter comparison	Average	Poor	Excellent
Ease of design from continuous filter	Excellent	Poor	Excellent
Overflow clamping and design minimsation	Good	Excellent	Very Good

narrowband type controllers.

Chapter 7

Control of UCPC Protection System

¹Chapters 4 and 5 have investigated the feed-back/feed-forward control systems of the proposed UCPC, and Chapter 6 has investigated the digital control issues required to implement these controllers. This chapter continues with this theme, and investigates the protection systems required for the UCPC, to complete the knowledge base required to build the system experimentally as described in Chapters 9 and 10.

The protection systems required for shunt converters are straightforward and are common knowledge in both industry and academia. However, relatively little appears to have been reported regarding the protection of series converter systems [101], although the problem's existence (even under stand-by conditions) has been raised by multiple researchers over the last decade [39] [49] [98] [99]. This chapter starts with a short review of the protection requirements for shunt converter systems, and then considers in more detail the protection requirements for the series converter section of the UCPC.

The protection requirements for series injection converters are quite different to those of shunt protection systems, and in most cases using a shunt converter protection scheme for a series topology is likely to cause failure - even under normal operating conditions. This work proposes a series protection scheme which integrates series converter protection hardware with hardware and software controllers, to achieve protection of the system under fault conditions, start-up, stand-by, shut-down, and recovery from faults. The proposed scheme has been verified in both simulation and experimentally under fault conditions, and is used to protect the experimental UCPC system presented in Chapter 9.

¹The material in this chapter was first published in part as: M. J. Newman and D. G. Holmes, "An Integrated Approach for the Protection of Series Injection Inverters," in Conf. Rec. IEEE/IAS Annual Meeting, Chicago, IL, USA, pp. 781-788, 2001. and M. J. Newman and D. G. Holmes, "An Integrated Approach for the Protection of Series Injection Inverters,"

IEEE Trans. on Ind. Applicat., vol. 38, no. 3, May/June, pp. 679-687, 2002.

Shunt converter Protection 7.1

For a conventional shunt converter, the most common protection provisions are for over-current, over-temperature, and over-voltage, switching device failure, and control system failure. The usual response when a fault is detected is to switch the converter off (perhaps with a controlled turn off for an over-current trip to avoid an over-voltage surge), and to let the load freewheel down to the OFF state. Most commercial drive converters implement this type of protection in one form or another.

For the experimental shunt converter described in Chapter 9, over-current, dc-bus overvoltage, and IGBT de-saturation protection are incorporated, as well as provision for overtemperature protection. Over-currents are detected using the same LEMs as are used for the PCR current regulation system (Chapter 4), and the dc-bus over-voltage protection uses the dc-bus measurement input in the same way. To detect and limit shoot-through of the IGBT phase-legs, the HCPL-316J gate driver integrated circuit (IC) detects deep saturation of the IGBT, which is characteristic of this condition. The IGBT is then switched off by the gate driver IC, and cannot be over-ridden by the DSP. All these external fault detection mechanisms pass into the Power Drive Protection Interrupt (PDPINT) of the Texas Instruments DSP (TMS320F240), which in turn sends a signal to all the converter IGBTs to turn off. This operation is implemented in the hardware of the DSP (not software), and can only be over-ridden by disabling the overall feature on the DSP. (The consequence of this default protection mechanism for series converters will be made clear in the following section, as the difference between series protection requirements and shunt protection requirements are developed.)

7.2 Series converter Protection

Introduction to Protection Issues for Series Injection Converters 7.2.1

Unlike the shunt converter, simple disconnection does not work for the series converter. This is because the primary complication for protection of a series converter is that current always flows in the primary side of the injection transformer as long as the system load or fault current exists. Unless this current is magnetomotive force (mmf) balanced with a secondary current. it will over-magnetize the series injection transformer and generate substantial secondary side voltages. Even if the VSI is disabled, it still acts as a diode rectifier (Figure 7.1a), and hence the dc-bus voltage will quickly charge up beyond the voltage rating of the power stage. This can happen in well under a millisecond for fault level over-currents, and can occur within one

7.2. SERIES CONVERTER PROTECTION






Figure 7.1: VSI current paths for a series injection topology.

fundamental cycle even under normal load current conditions. Hence, an effective protection scheme must at all times provide a continuous secondary current path, and divert this current to appropriately rated elements when the converter is not switching, depending on the level and duration of current to be passed. It is also important that the protection system does not disrupt the external supply to the load during a fault. Many power equipment protection systems rely on the detection of substantial over-currents or voltages to shut down the plant, and it is important that the series injection converter system does not interfere with the proper operation of such systems.

Figure 7.2 shows the simulated response of a 250 kVA converter system to a light fault (1 kA), without a series protection system operating. The dc voltage clearly becomes unacceptably high (> 2 kV) within a few milliseconds of the fault occurrence, as the switched off IGBTs act as rectifying diodes for the secondary referred fault current.



system.



155

Figure 7.2: Fault response of a 250 IVA series inverter to an inverter trip with no series protection

7.2.2 Previous Literature

The existence of the series protection problem has been noted by a few authors over the last decade [39] [49] [98] [99], but none of this literature discusses schemes to overcome the problem, (It is commented that most reported systems only use small prototypes which can avoid most of the problems faced.) Bhattacharya et al. [98] noted that a "sophisticated protection and sequencing scheme" is required for series protection, and that a state based sequencing scheme is required to coordinate "start-up, shut-down, fauli coordination and bypass of the scrics active filter under appropriate conditions". However, no actual details of any of the protection or coordination schemes used were reported.

In 1996 Moran et al. [100] [101] presented the first of only a few dedicated publications discussing a fault protection scheme for series converters, and this work will now be considered in more detail. However, it is noted at the outset that while Moran et al. has presented all the components required to protect a series system, this thesis disagrees with the approach taken to control and rate these devices.

Moran et al. [101] addressed the problem of series converter protection by using a combination of varistors and thyristors to switch a shunt resistance across the injection transformer secondary when an over-voltage is detected. The fault energy is shared between the varistors and the large shunt resistance, and therefore requires these protection elements to be rated for significant transient power dissipation. This is a particular issue for the case where the primary side grid protection system fails, and the fault is only cleared by back-up protection several seconds later. Moran et al.'s system also requires a specially designed series injection transformer which saturates with only moderate magnetizing current overload to reduce the over-voltage generated by a primary side fault current. Such complications should be avoided (if possible) for a practical commercial system.

The problems found with this scheme are as follows:

- 1. A transformer with a very low saturation voltage (i.e. it saturates even under rated conditions) is required, whereas most series Custom Power applications require the opposite [151] (i.e. a high transformer saturation voltage) to ensure high accuracy for good cancellation of Power Quality problems in the voltage/current.
- 2. Even if a transformer with a very low saturation voltage is used, the voltage at which the system will operate still needs to be approximately twice the rated voltage, due to the clamping characteristic of the varistor. Therefore, all the system devices need to be rated

7.2. SERIES CONVERTER PROTECTION

for twice the rated voltage, which is not attractive.

- for the application. This situation is what a protection scheme is meant to avoid, not encourage!
- designed unless specifically adjusted to account for the installation [152] [153] (assuming this is possible).
- as a practical, or reliable, solution by industry [66].
- a switching device fails, the DSP cannot control the thyristors to protect the system from failure.

Finally, an issue that appears not to have been considered in the literature is how to startup a series injection system when a load current is present. Since current continuity on the secondary side must be maintained at all times, it is essential to coordinate the operation of any protection elements and the injection converter as current transfers from bypass circuitry to the converter during start-up.

Overview of the proposed Integrated Series Protection Scheme 7.2.3

'This work proposes an integrated control/protection scheme for a series injection converter, which manages internal converter faults, external system faults, and start-up issues in a single coordinated approach managed by the converter controller. The scheme does not require a special transformer design, and substantially reduces the power ratings of the protection components compared to previous approaches.

Figure 7.3 shows the basic topology of a series injection converter system, including the major components of the proposed integrated protection system. As discussed, the primary role of a series protection scheme is to provide an appropriately rated current path under all feasible

3. The scheme requires the majority of the fault energy to be passed into the series system (via the varistors and inserted series resistance), which may in turn cause other problems

4. The system significantly changes the characteristics of the fault as seen by the external grid protection systems, and therefore these protection mechanisms may not operate as

5. The use of, and reliance on, varistors for such sustained high energy operations is not seen

6. Post fault recovery is not considered, and the ability of the system to transfer the current path to a safe steady-state condition is unclear. Furthermore, only a unidirectional control link from the thyristor controller to the primary DSP controller is shown, and therefore if

CHAFTER 7. CONTROL OF UCPC PROTECTION SYSTEM

conditions. The three stages of current path provided are: the IGBTs themselves using NULL state (Figure 7.1b); the thyristors/triacs; and the by-pass contactor. Varistors are only used to clamp the first transient edge of an over-voltage, and to detect and trigger the thyristers to clamp the voltage. Note that the small shunt resistance that is in series with the thyristors offers little (if any) fault current limiting (since the mmf balance in the CT is maintained during faults due to the significantly lower voltages), with its only purpose being to limit any capacitive transient for topologies using LC filters. This approach is opposite to the arrangement proposed Moran et al. [101].

A key aspect to ensuring a continuous current path is the integration of the protection hardware controllers with the primary DSP controller, via an effective communications link. Furthermore, the system should be capable of protecting itself, even with the failure of either the DSP controller or the external protection controller. This is achieved by allowing either the DSP or the protection controller to trigger the clamping thyristors. Then, by allowing only the DSP to reset the thyristor clamping, transfer to normal operation can easily be achieved as the DSP can set the VSI to the NULL state prior to this reset. The communication of all faults is also passed to the DSP controller to coordinate the transfer of the fault current, and to allow it to take appropriate action in the case of failure of the thyristors themselves.




Figure 7.3: Series injected voltage source inverter, with integrated protection elements and controllers.

7.3. ELEMENTS OF THE INTEGRATED SERIES PROTECTION SYSTEM

Elements of the Integrated Series Protection System 7.3

This section outlines the role and ratings of each of the elements in the proposed series protection system. The elements are the IGBTs (NULL and OFF state operation), varistors, thyristors/triacs, resistors, primary bypass breaker, dc-bus braking chopper, and the design of the series transformer.

7.3.1 Insulated Gate Bipolar Transistor (IGBT) NULL State

An obvious way to create a secondary current path is to switch the converter power stage to a NULL state as shown in Figure 7.1b. This state short circuits the filter inductances across the secondary (and hence the primary) of the series injection transformer, thus preventing an over-voltage. This strategy can be used both for start-up control, when the currents would be expected to be within the IGBT steady-state ratings, and temporarily at the start of an external load fault condition, until the short circuiting triacs can be triggered to provide a longer term fault current carrying capability.

7.3.2 Varistor (MOV)

Varistors are well known components that are often used to clamp over-voltage transients that may be developed in a system. However, as they have relatively limited thermal ratings, they usually cannot be used to provide a continuous fault current path, especially because they continue to sustain their breakover voltage while passing current. Hence, their role in this system is to clamp the first edge of any over-voltage, and then to provide a trigger to the short circuiting triacs so that they can provide a longer term current path.

The selection of a varistor requires determination and calculation of the steady state working voltage, breakover (or clamp) voltage, peak transient power dissipation and maximum continuous (average) power dissipation. For most variator applications, working and breakover voltages are chosen based on the voltage rating of the connected system, the transformer ratio and the voltage rating of the devices, while the energy dissipated during an over-voltage event is the significant design criterion. However, in this scheme the peak transient power dissipation is determined by how rapidly the triac is triggered to clamp the secondary winding once the varistor current exceeds the trip set point. (Not that this trigger signal is filtered by a capacitor in the current detection circuitry. This avoids high-frequency voltage spikes causing unnecessary converter protection trips.)

For example, for the fault current levels of the experimental system, the varistors would have

159

CHAPTER 7. CONTROL OF UCPC PROTECTION SYSTEM

to absorb more than 25 J over each fundamental cycle using the approach proposed by Moran ot al. [101], and this would continue for as long as the fault existed. On the other hand, if even a very slow thy ristor (for example 80 μ s turn-on) were used to provide the longer term current path, the total energy dissipated in the variator for the entire fault condition would be less than 1 J for the scheme proposed here. (In the experimental work described in Section 7.5 the thyristor turn-on time was measured to be less than 5 μ s, so that only 55 mJ would be dissipated in the varistors). Since the Harris V130LA20B variations that were used can absorb up to 70 J they were well overrated for this duty. However, if they were used as the core energy absorption devices, after three fundamental cycles they would have been well outside their ratings and much larger devices would be required.

In fact, for this application, the maximum continuous power dissipation for the variator turns out to be the dominant factor in the varistor selection process, as follows. Maximum continuous power dissipation in the varietor occurs when the ac voltage across the devices causes a current just below the thyristor/triac trigger current set point to flow through the device. If this trigger set point is too high, a minor over-voltage can overload the varistors without the protection system operating. For example, the Harris V130LA20B variators have a maximum continuous power rating of 1 W. This equates to a 30 mA current at their rated breakover voltage. Hence, if the trigger point was set to 40 mA, for example, and a minor sustained over-voltage caused a peak current of between 30-40 mA to flow, the varistors may fail thermally.


To calculate the average power dissipation of a varistor under ac voltage conditions, the commonly used V-I relationship (7.1) can be used to model the variator


$$l = (kV)^{\alpha} \tag{7.1}$$

where α and k are taken from the variator datasheet. α is the slope of the V-I characteristic on a log-log scale, and k is the inverse of the breakover voltage with a 1 A variator current. Figure 7.4 shows the theoretical versus experimental performance for the Harris V130LA20B varistors using this model, for a peak current of just less than 5 mA. This result confirms (7.1) as a fairly accurate representation of a varistor.

Using (7.1), the instantaneous power VI dissipated by the variator can be readily found, and integrating this power gives the average power dissipation. This provides an approximate method for calculating the average power dissipation with a sinusoidal voltage of V_{Trip} (peak)

7.3. ELEMENTS OF THE INTEGRATED SERIES PROTECTION SYSTEM





across the varistor as

$$P_{av} = V_{Trip}^{\alpha+1} k^{\alpha} \frac{1}{2}$$

Replacing this integration term with a constant k_i (for a particular α) gives

$$P_{av} = -\frac{V_{av}}{2}$$

Substituting (7.1) into (7.3) gives the average power dissipation of a variator under sinusoidal voltage conditions as a function of the trigger current, viz:

$$P_{av} = \frac{I_{z}}{2}$$

Equation (7.4) in conjunction with Figure 7.5 allows the thyristor trigger point current to be easily set based on the allowable continuous power dissipation of the varistor. The usage of these design equations is shown in the following worked example.

Worked Example: A Harris V130LA20B varistor with a maximum working voltage of 130 V_{rms} is chosen for the 110 $V_{rms-phase}$ system. The device is rated for a maximum average power dissipation of 1 W. From the datasheet, the values of α and k are determined to be 29 and 1/275,

161

$$\int_0^{2\pi} \sin \omega t^{(\alpha+1)} d\omega t. \tag{7.2}$$

Figure 7.5 shows the value of the bounded integration term in (7.2) as a function of α .

$$\frac{\frac{(\alpha+1)}{\Gamma rip}k^{\alpha}k_{i}}{2\pi}.$$
(7.3)

$$\frac{\frac{\alpha+1}{\alpha}}{2\pi}k^{-1}k_i$$
(7.4)

CHAPTER 7. CONTROL OF UCPC PROTECTION SYSTEM




Figure 7.5: Numerical integration alpha constant graph.

respectively. Figure 7.5 gives k_i as 0.9 for $\alpha = 29$. Equation 7.4 then identifies the maximum trigger current I_{Trip} to be 30 mA for these values, to keep the continuous power dissipation of the varistor below 1 W. If less sensitive operation is required, a varistor with a higher average power dissipation would have to be used.

Thyristors/Triacs and Series Resistors 7.3.3

The short circuiting thyristors/triacs provide the main continuous current path for secondary currents during abnormal operation. They are triggered from a number of inputs, and latch ou. to effectively short circuit the injection transformer through the (small) resistance R_{TRIAC} . This approach has a number of advantages, with only the relatively minor disadvantage of requiring higher current rated triacs than might otherwise be necessary.

The triacs should be rated to sustain the maximum secondary fault current $(I_{2-Fault-MAX})$ for the maximum fault time allowed by the power system protection relays. Allowance should also be made for the time taken for the breaker to close onto the fault in cases where the grid system relay protection does not operate as designed.

For systems with only an inductive filter, the resistance R_{TRIAC} is not needed. When the triacs are latched via the varistors, the DSP is notified to shut the converter down to stop the rising filter inductor current. If the notification process is not acceptably fast, then the overcurrent protection will act instead. In either case, the peak current from the converter is limited

7.3. ELEMENTS OF THE INTEGRATED SERIES PROTECTION SYSTEM

by the filter inductance and will always be less than the peak pulse rating of the IGBTs. For systems using an LC filter, when the thyristors/triacs short circuit the filter capacitors (C_f) , R_{TRIAC} is required to limit the capacitive current surge to within the maximum short term current rating of both the thyristor/triac $(I_{Triac-MAX})$ and the filter capacitor (I_{Cf-MAX}) . R_{TRIAC} should also be small enough to keep the voltage rise caused by the maximum secondary fault current $(I_{2-Fault-MAX})$ to well within the maximum allowable secondary voltage (V_{2-MAX}) . These constraints are defined in (7.5), and should be used in conjunction with

normal engineering safety margins.

$$\left(\frac{V_{2-MAX}}{\min\left(I_{Triac-MAX}, I_{Cf-MAX}\right)}\right) < R_{Triac} \ll \left(\frac{V_{2-MAX}}{I_{2-Fault-MAX}}\right)$$
(7.5)

Note that the smaller the value of R_{TRIAC} , the less impedance will be added to the connected power system by the series injection system. This is important both to minimize interference with the relay protection systems, and to keep the primary voltage drop within acceptable limits when the bypass breaker is open, but the converter is not yet operating. Note also that for higher power systems where suitably rated triacs may not be available, back-to-back thyristors can be used with separate isolated gate signals for each device. All thyristors should be simultaneously gated ON during the fault state (i.e., do not gate ON each thyristor separately depending on the current direction).

the peak surge current from the capacitor is limited to 200 Λ_{peak} .

7.3.4 Primary Breaker

The main purpose of the primary side breakers across the injection transformer is to provide a bypass function, particularly since the breaker will not respond sufficiently quickly in most cases to provide a primary protection function. However, mechanical breakers do provide a "last ditch" option if the faster acting protection elements fail to operate correctly, or if the power system relay protection is delayed longer than expected during a system fault. Thus, the breaker should be rated to be able to close onto all fault conditions for the system, although a

Worked example: ON Semiconductor MAC224A10 triacs were used for the experimental tests in the chapter. The continuous maximum current rating of the devices is 40 A_{rms} , with a peak non-repetitive surge current of 350 A_{peak} . The maximum allowable voltage (V_{2-MAX}) was set to 130 V_{rms}, with a maximum secondary fault current $(I_{2-Fault-MAX})$ of 30 A_{rms}. Under these constraints, (7.5) gives an allowable range for R_{TRIAC} of between 0.5-4.3 Ω . A value of 0.9 Ω was chosen so that during a fault the maximum secondary phase voltage is 27 V_{rms}, and

limited number of operations at this maximum rating may be acceptable since it is not part of the primary protection system.

7.3.5 DC Bus "Braking" Chopper

This chopper provides the same functionality as for a variable speed drive, i.e. a control mechanism to avoid dc over-voltages. It provides a way of reducing the dc-bus voltage following a fault if rapid return to service is required. This may not be required in applications where the de bus can be left to discharge slowly through resistors following a fault trip (as was the case in this work).

Transformer Design 7.3.6


Moran et al. [101] suggest that a protection function can be achieved by designing the series injection transformer to saturate under moderate over-currents and, hence, divert some of the fault current through the magnetizing branch of the transformer. However, for the integrated protection system described here, a custom injection transformer design with a low voltage saturation characteristic is not proposed. The higher voltage saturation characteristic allows applications such as Custom Power filters (which required precise control through the transformer) to achieve increased performance.

Series Protection System Operation 7.4

A key element of the protection system is its integration with the normal control system of the series converter application. Figure 7.6 illustrates how this integration is achieved, showing all major control states, including initializing the system, ramping the converter up to full operation and down to an off state, normal operation, and the extra control states required to implement the protection strategy proposed in this work.

For all faults, including external system faults, the converter operation must be properly shut down since the fault current referred through the secondary winding must be diverted away from the converter power stage. Converter shut down is done as a two-stage process initially, the converter power stage is forced to a NULL state, since this can be done very quickly, and then the protection thyristors/triacs are triggered. Once it is confirmed that the thyristors/triacs have latched on, the converter power stage is switched off, forcing the full secondary current to the thyristors/triacs.

7.4. SERIES PROTECTION SYSTEM OPERATION



The control of the thyristors/trincs is arranged such that both the varistor current detection circuitry and the DSP can trigger the triacs, but only the DSP has the ability to reset the triacs. This is an important aspect of the protection system, ensuring that a current path is maintained at all times during the recovery from fault conditions.

If a longer term shutdown is required, the primary breakers can eventually be closed to bypass the series injection system from the external supply. This action is taken for thermal trips and for any faults that are held longer than expected. For external fault conditions, the maximum expected fault time is known from the power system protection relay settings. If a secondary over-voltage is the cause of the trip (as may be the case for an internal converter fault), the MOVs will initially clamp the over-voltage, thus directly triggering the protection thyristors/triacs, and immediately notify the DSP to take over control of the protection sequence. A reverse sequence is used to control the start-up of the series injection system. Initially, the primary breakers are opened (if not already open). At the same time, the protection triacs are triggered to take over the load current from the breakers as they are opened and, finally, the converter operation is started with a NULL state (zero output), which is held for at least one

half cycle while the triacs turn off after they are unlatched.

Note that the protection system can trip from a number of inputs, including thermal shutdown, converter over-current, IGBT desaturation detection, de-bus over-voltage, and ac transient over-voltages. Fault conditions are detected by either the over-current protection or the

Figure 7.6: Series protection and control state diagram.

165

CHAPTER 7. CONTROL OF UCPC PROTECTION SYSTEM

varistor over-voltage detection, or otherwise via the de-hus over-voltage (as a last resort). It can be quite complex to determine exactly what part of the protection system will trigger first for a particular external fault situation. For systems using a filter capacitor, the rate of change of the secondary voltage is limited, typically allowing the over-current protection to clamp the voltage well before it has time to rise excessively. Without a filter capacitor, identifying which detection system is likely to act first for external faults becomes more complicated. The particular trip initiator is determined by the external system load conditions, the rate of change of the fault, the transformer capacitance and, of course, the sensitivity settings of each of the detection systems.

The protection system has inherent built in redundancies. Firstly, if either the over-current or ac over-voltage detection fails (i.e. a varistor fails), then the other detection system will act as a backup, with the dc-bus over-voltage detection providing further redundancy. Even if the DSP is not functional, the ac over-voltage protection will still operate and latch the triacs on. If the triacs themselves fail, then the varistors take over until the DSP closes the primary circuit breakers after the detection of a continuing fault.

Simulation and Experimental Verification 7.5

The operation of the integrated protection system has been investigated both in simulation and as part of the development of an experimental active series injection filter based around a TMS320F240 DSP (Figure 7.7). The results shown in this chapter use triacs for clamping, but for the series protection of the final low voltage experimental system described in Chapter 9, these were upgraded to larger rated thyristors to account for the increase in rating of the system. Initial tests were undertaken with a series shuut impedance to limit the current, before finally allowing the full fault current to be drawn to obtain the results shown in this section. Note that the Power Drive Protection Interrupt (PDPINT) in the DSP, which forces the IGBTs off upon interrupt, cannot be used in this system because the initial converter response upon a fault detection is to go to a NULL converter state, not an OFF state. Due to the fixed hardware relationship between the gate signals and the interrupt, the masking out of this interrupt is mandatory as noted in the footnotes provided in Figure 7.6.

Simulation studies have been used in particular to verify the proposed control logic for fault conditions that are difficult or hazardous to investigate in a laboratory experimental situation. The Simulink package in Matlab 5.3 was used in conjunction with the Power System Toolbox to complete the simulations. Once confirmed by simulation, the experimental system was exposed to the same fault conditions for final verification.

7.5. SIMULATION AND EXPERIMENTAL VERIFICATION




Figure 7.8 shows a simulated response of the complete protection system to a primary fault, and subsequent recovery. This simulation uses the exact setup configuration and parameters of the actual experimental system shown in Figure 7.7, and was used extensively to verify the protection system under all fault conditions before the experimental system was tested. The various stages of protection operation can be clearly seen, and the dc-bus voltage is maintained almost constant at all times. The simulation also shows how the converter can be quickly, and safely, returned to normal operation after a fault.

The fault configuration used for the experimental results given in Figure 7.9 was a threephase short circuit. The fault was pulsed on and off by a purpose built timer connected to a contactor. Multiple oscilloscopes were used to obtain the results, all triggered from this timer. A delta tertiary winding was used to give a path for the zero sequence magnetizing harmonics generated by the transformers. These results show an example of the over-current detection subsystem tripping well before the secondary voltage had risen enough to trip the varistor detection circuitry.

Figure 7.10 presents experimental results for a protection trip initiated by an ac over-voltage detection by the varistors. As described before, this type of fault causes a direct triac trip, bypassing the converter NULL state stage. For this experiment the over-current trip was disabled and the converter switched off for safety reasons. The dc bus was stabilized using a fixed dc load. The effectiveness of the system in limiting the over-voltage and then diverting the injection transformer fault current into the protection triacs can be clearly seen. This result, together

Figure 7.7: Experimental series protection and fault test setup schematic.

107

CHAPTER 7. CONTROL OF UCPC PROTECTION SYSTEM




Figure 7.8: Three-phase fault and recovery simulation (over-current protection triggered).




Figure 7.9: Three phase primary fault and recovery experimental results (over-current triggered protection).

CHAPTER 7. CONTROL OF UCPC PROTECTION SYSTEM




Figure 7.10: 200 A-peak fault experimental results (ac over-voltage triggered protection).

with Figure 7.9, shows how both the over-current and over-voltage can protect the system independently, providing redundancy. Ideally, of course, both should be operational, as the effectiveness of each fault detection subsystem varies depending on the fault situation.

7.6. SUMMARY

7.6 Summary

Control of an integrated scheme for protecting the UCPC has been presented, primarily focusing on the protection of the series component. The scheme protects the series injection converter against both internal and external fault conditions, and involves the coordinated operation of a number of elements, with the overall aim of providing a continuous path for the secondary referred current through the injection transformer at all times. Hardware and software considerations are discussed for various types of faults. The resulting scheme provides fault protection and also supports normal operations such as start-up, shutdown, and recovery from an external fault to restart the system.

The effectiveness of the protection scheme has been confirmed using Matlab simulations for a wide range of fault conditions, and has been shown to protect a complete experimental series injection system under three-phase fault conditions for both over-current and ac over-voltage trip indicators.

This protection scheme is used to control the states and to protect the low voltage experimental system in Chapter 9. But firstly, the overall UCPC and its controller design are verified via a detailed simulation as described in Chapter 8.

Chapter 8

Simulation studies are widely used in the field of power electronics. Simulations are -seeful design tools, and allow verification of a design prior to construction of the experimental system - therefore saving time and money. Simulation studies also enable investigation into events which are difficult (or unsafe) to generate experimentally.

The use of simulations is generally a compromise between execution time and detail, and therefore in this work varying levels of simulations have been used to design, analyze and verify the UCPC and its control systems. For the series component of the UCPC, a linear model was developed in Chapter 4, and has been used extensively to understand and design the system parameters to suit the controller. To account for the digitization of the control systems, simulation results were presented in Chapters 5 and 6 which included the numerical fixed-point effects of the DSP implementation. Finally, to verify the operation of the UCPC and its interaction with the grid, the last simulation developed is a full representation of the entire application.

This chapter details each of these levels of simulation, and outlines the purposes of the different models for the development of the UCPC. All of these simulations have been developed using MATLAB and its graphical extension Simulink, with the full system simulation also employing the Power System Blockset (PSB) add-on simulation components. Final simulation results for the UCPC are also presented to verify its operation before the experimental system test results are reported in Chapter 9.

Simulation Verification

Continuous Series Model Simulations 8.1

The first level of simulation is a design tool for the series controller, using the relevant equations that were developed in Chapter 4. Results from this simulation were presented in Chapters 4 and 5. The simulation is purely a continuous s-domain model, and does not account for any discretization effects. This allows classical control techniques such as Bode analysis to be quickly and easily used for the initial design phase.

As with all the simulations reported in this thesis, the model uses a combination of MATLAU m-file scripts in conjunction with the MATLAB Simulink block diagram interface shown in Figure 8.1. The scripts are used to set the chosen parameters of the system, and Simulink is used to create the functional model. Simulink is generally used to create output waveforms from a system based on a given set of inputs (as is the case for the other Simulink models described later in this chapter). However, in this model, Simulink is simply used as a tool to create the state-space analytical model.

The model is separated into the separate control and physical elements of the system. The "Linear Analysis" option (part of the MATLAB Control Systems Toolbox) is then used to insert the input and output ports of the system into the model (Figure 8.1a), and consequently export the model into a user interface which allows investigation of the state-space model using a range of methods such as: Bode plots, Nyquist plots, pole-zero maps, impulse response and step response. Bode plots are used as the primary tool of investigation in this work.

The multiple P+Resonant feed-back controller was modelled using the s-domain functions presented in Equation 5.11 of Chapter 5. The VSI was assumed to be a unity gain block because of the dc-bus compensation portion of the controller, and also because of the regulation of the dc-bus voltage by the shunt portion of the UCPC. The remaining physical elements of system (including both the converter LC filter, transformer, and grid elements) were modelled using Equations 4.2 to 4.5 developed in Chapter 4. The arrangement of these elements is shown in Figure 8.1b. Note that these models have been purposely broken into separate blocks to allow access to different parameters of the system for investigation (such as disturbance rejection), and to also keep the size of the equations to a minimum to reduce the likelihood of errors. Gain blocks were placed in both the current and voltage feed-back paths to allow the feed-back to be either enabled or disabled. For the system Bode plot creation, the voltage feed-back gain was set to zero, to achieve the required open loop system response. For the disturbance plots, this gain was set to unity.

Note that a similar model is not presented for the shunt converter, as the outer linear

8.1. CONTINUOUS SERIES MODEL SIMULATIONS

controller is open loop, and therefore does not require the same stability analysis. The main stability concern for the shunt converter is with regard to the inner dead-beat current regulator, but this is not a primary focus in this work, and has been addressed by Bode et al.[14] and Malesani et al.[109].




Figure 8.1: Linear model (Simulink) of the series controller and physical system elements.

Digital Controller Frequency Sweep Simulations 8.2

To complement the continuous linear model presented in the previous section, the digital controllers must be investigated to ensure that they do actually achieve the desired transfer functions. Whilst MATLAB already includes analysis tools for discrete digital filter systems, these tools do not account for numerical fixed-point errors, which were shown in Chapter 6 to be a significant problem for the stationary frame controllers used in this work. To resolve this problem, an exact model of the proposed digital filters was created in Simulink, including all the fixed-point numerical errors created by the DSP software implementation. Figure 8.2a shows an example of this Simulink model, and illustrates the delta based HR (DF11 form) machine code software form used in the final experimental work for the digital linear controllers in both the series and shunt converters. The models were verified by comparison with their experimental counterparts in Chapter 9.


To create the required frequency plots, the simulation is run for each solected frequency (until the response has settled), and the output phase and magnitude is then measured with respect to the input driving signal. The Simulink model for the single filter (e.g. P+Resonant) and cross-coupled filters (e.g. StatRF harmonic extraction unit) are shown in Figures 8.2b and 8.2c. respectively. (This method is extended from work by Daniel Zmood [114], who used a similar simulation to create more accurate Bode plots for the continuous versions of the P+Resonant controller.) The Simulink file is managed and executed by associated m-file scripts which perform the following tasks: define the controller parameters, create the digital filter coefficients, run the Simulink simulation for each frequency under the desired conditions, and plot the output results. This simulation is used to create the frequency plots of the shift IIR, delta IIR and FIR digital filters presented in Chapters 5 and 6. As each plots requires between 100 to 1000 data points (and therefore an equivalent number of simulation runs), this simulation method can become very time consuming. For this reason this method is only used to create and check the digital design of the controllers, and is not used as part of the series system design tool presented in the previous section.


Since the model was an exact replica of the software implementation, the simulation was also used to investigate the maximum size of the internal variables (e.g. var1, var2, and var3 in Figure 8.2a). The simulations found that the largest variables always occurred for input driving frequencies around the resonant frequency of the filter. Using this simulation, the design was altered to ensure that the maximum available sinusoidal input at the resonant frequency did not cause the internal variables to exceed $\pm 2^{15}$, and therefore overflows did not occur in practice. If


8.2. DIGITAL CONTROLLER FREQUENCY SWEEP SIMULATIONS

a design solution is not possible, the simulation can instead be used to find the maximum input limit to allow other clamping limits to be set to stop overflow events occurring.

The ode45 solver was chosen for use with the Simulink simulation. Ode45 is a variable step Runge-Kutta based solver for the ordinary differential equations (ode) created by MATLAB to generate the required output. This is one of the recommended solvers for models which are not stiff (refer to the definition of stiff in Section 8.3) and contain both continuous and non-continuous states [154].









tems.

(a) Simulink delta based DFII IIR digital filter simulation (based on DSP implementation).

(b) Simulink digital filter analysis simulation (single filter)

(c) Simulink digital filter analysis simulation (cross coupled filters)

Figure 8.2: Simulink models used to create the frequency sweep simulations of the digital sys-

Complete UCPC Detailed Simulation 8.3


So far two levels of simulation have been presented. The first, an analytical simulation, is primarily used as a design tool for the control parameters and physical parameters of the series portion of the UCPC. The second, a numerical simulation, is a frequency based design and verification tool for the lixed-point DSP software implementation of the digital filters (used for both the series and shunt controllers). The final numerical simulation presented in this section is a detailed time based model of the entire UCPC and the connected grid system, as shown in Figure 8.3.

Once again a combination of MATLAB and MATLAB Simulink is used to develop the simulation, and the Power System Blockset (PSB) [155] is now also used to model the electrical system components. The PSB elements used in the system model are: the VS1, transformers, inductors, capacitors, resistors, and the non-linear diode rectified load. The VSI model (Figure 8.4) uses the PSB Universal Bridge to model the three phase-leg converter. The model incorporates the forward voltage drops of the IGBT and diodes, as well as the positive and negative switching times of the phase legs, but does not allow for any further detail to be modelled. However, considering that the quantities of interest are the resulting power system voltages and currents, any further modelling of the VSI would only slow the simulation down, while providing very little (if any) variation to the outcome. The PSB series injection transformer model includes typical transformer model parameters, as well as the saturation characteristic of the transformer. The values used in the simulation are based on the transformer used in the LV experimental work (Chapter 9), and were obtained by experimental measurement (refer to Table B.4 in Appendix B for the actual values).

The series controller model shown in Figure 8.5 includes the appropriate scaling of the measurement variables, such that the magnitudes of the integer values are equivalent to those in the experimental DSP, and account for all the numerical errors of the fixed-point DSP. To achieve this, the digital filter models presented in the previous section (Figure 8.2a) are incorporated into the controller model (Figure 8.6). The controller model for the shunt controller is presented in Figure 8.7, and again includes the same scaling as is used in the experimental system.


One problem with such a detailed simulation is the choice of a suitable solver and time step resolution, such that each simulation run can be completed within a realistic time-frame, but will also provide sufficiently accurate results. This simulation can clearly be defined as a stiff system, and a solver designed for such conditions must be chosen. (A stiff system is one where the "solutions can change on a time scale that is very short compared to the interval


8.3. COMPLETE UCPC DETAILED SIMULATION



of integration, but the solution of interest changes on a much longer time scale" [154].) The ode23tb (TR-BDF2) solver option was therefore used. This variable step solver is designed for use with stiff systems and uses a Runge-Kutta based method (as per the ode45 solver used in the previous simulation), with a two stage implementation. The first stage uses the trapezoidal rule (TR), while the second stage uses a second order backward differentiation formula (BDF2) [154]. This method typically provides a faster simulation speed for stiff systems (compared to the ode15s and ode45 methods [155]). To further increase the simulation time, the PSB elements were also discretized (using a 2 μ s step time). (Note that the fully discrete variable step solver could not be used as the model still contained some continuous states.)

Figure 8.3: Power System Blockset based Simuliak model of the UCPC and test grid system.










Figure 8.5: Series controller sub-system shown in Figure 8.3.







.

Figure 8.6:

Figure 8.7:

8.4 UCPC Simulation Results

This section presents results from the simulation model described in Section 8.3. The system parameters used for these results match those of the low voltage experimental prototype described in Chapter 9, with the exclusion that the supply impedance is set to be much stiffer. This allows the simulation to be used to investigate the proposed UCPC under more realistic conditions than can be achieved with the weaker laboratory supply voltage that was available¹. The low voltage experimental parameters can be found in Table B.2 of Appendix B.

Figure 8.8 presents system voltage and current waveforms with the UCPC in operation. The supply voltage (Figure 8.8a) contains unbalance (0.9 p.u.), flicker (0.1 p.u. at 5 Hz), harmonics (3.4% THD), and a balanced sag (0.7 p.u.). The load current (Figure 8.8c) is made up of a combined linear/non-linear load. Figure 8.8b shows that the UCPC compensates for the flicker, unbalance, harmonics and sag in the supply voltage to create a clean sinusoidal waveform for the load. Note that at the leading and trailing edges of the sag, small sharp disturbances can still be seen in the load voltage. These come about because of sample delay before the series control system can begin to react to the change in conditions. Figure 8.8d shows the active filtering and balancing function of the shunt portion of the UCPC, to create a sinusoidal and balanced current drawn from the supply. During the sag the supply current can be seen to increase due to additional power demanded by the dc-bus regulation scheme to supply the power injected by the series UCPC converter. The temporary transient in the dc-bus voltage can be seen in Figure 8.8e as the dc-bus PI controller reacts to regulate the dc-bus voltage back to its demanded value.

8.5 Summary

This chapter has described the analytical and numerical simulations used in this research work as a tool for both the design and theoretical verification of the proposed UCPC. All simulations use MATLAB together with its graphical extension Simulink. The Power System Toolbox is also used to model the electrical components in the full system model. With the system designed and verified in simulation, the next step is to experimentally verify the proposed UCPC and its control systems. Chapter 9 presents the low voltage experimental prototype and results for the entire UCPC. Chapter 10 extends this work for the scries component of the UCPC to a medium voltage experimental prototype.




Figure 8.8: Simulated results of the UCI and supply current.

Figure 8.8: Simulated results of the UCPC compensating for a distortions in the load voltage

¹Note that the simulation was also run using the same supply parameters as the low voltage experimental system to verify the accuracy of the model, but these results are not included here.

Chapter 9 Low Voltage Experimental Verification

¹In the previous chapters the design and application of the UCPC control systems have been discussed in detail, and have also been theoretically verified in simulation. This chapter describes the experimental verification of the UCPC operation using a low voltage experimental prototype. The low voltage (LV) experimental work presented in this chapter involved the development of: suitable hardware controller boards; DSP software systems for both converters; design and construction of back-to-back voltage source inverters; magnetic design; protection system development; construction and housing of the UCPC; design and construction of ancillary components; the development of the suitable testing environment; and the final experimental testing

to analyze and verify the research work.

Chapter 6 presented the software techniques used for the digital controllers, and the protection systems were discussed in detail in Chapter 7. The remaining hardware and software components of the LV experimental system will be presented here, and the final results will then be presented and discussed. These results verify the capabilities of the UCPC to compensate for voltage fundamental magnitude/harmonics/unbalance/sags/swells/flicker and current harmonics/unbalance. Chapter 10 then extends some of the series control components of this work to a medium voltage (MV) system.

¹The experimental results in this chapter were first published in part as: M. J. Newman and D. G. Holmes, "A Universal Custom Power Conditioner with Selective Harmonic Voltage Compensation", in Conf. Rec. IEEE/IECON, Seville, Spain, Nov., 2002. M. J. Newinan, D. N. Zmood, and D. G. Holmes, "Stationary frame harmonic reference generation for active filter systems," in Conf. Rev. IEEE/APEC, Dallas, TX, pp. 1054-1060, 2002. M. J. Newman, D. N. Zmood, and D. G. Holmes, "Stationary frame harmonic reference generation for active filter systems," IEEE Trans. Ind. Applicat., vol. 38, no. 6, Nov./Dec., pp. 1591-1599, 2002.

Experimental System Overview 9.1

Throughout the course of this research work, the experimental UCPC system evolved and has taken many different forms. Originally the constructed system used pre-existing components such as controller hardware developed by the Power Electronics Group at Monash, converters, contactors and magnetics. Each of these components were then redesigned, re-built and upgraded to better suit the UCPC, and the entire system was housed in a 19" rack. However, only the final version of the system is significant for this work, and this is the experimental system that will be discussed. The UCPC can be divided into its hardware and software components, and each of these will be detailed in the following sections.

Figure 9.1 presents the hardware components and interconnections for the LV experimental system. The converters and magnetics of the UCPC are rated for 20 kVA each, and are designed for operation on systems up to 415 V. The series injection system can be configured for either 0.5 p.u. or 0.25 p.u. voltage injection, and can therefore protect loads of up to 40 kVA and 80 kVA, respectively. (All tests presented in this chapter were conducted using the 0.5 p.u. series injection configuration.) The controller hardware, current measurements, series transformers, and cabling have all also been constructed for possible use with a four-wire system, to allow for future work. However, in this chapter only a three-wire experimental verification is presented, and any redundant components are therefore not included in relevant diagrams and discussions.




Figure 9.1: Components of the experimental UCPC prototype.

9.2. HARDWARE DEVELOPMENT AND CONFIGURATION

Hardware Development and Configuration 9.2

The hardware development of the UCPC required the design and construction of a wide range of elements ranging from analog and digital electronics to power semiconductor stages. The primary hardware elements are: the controller hardware, converters, magnetics, protection hardware, ancillary components, cabling, and housing (Figure 9.1). These elements are discussed in the following sub-sections. (Note that more hardware detail, than is required for this research, is provided in the following discussions to assist in the use of the hardware by other researchers who may follow on from this work.)

9.2.1

A controller for the system was specifically designed to meet the requirements of the proposed UCPC, Separate controllers were used for each of the series and shunt converters. They were designed to be general enough so that the same controller hardware could be used for each system. The controller hardware unit is broken up into two PCB boards. The first is an existing DSP controller card developed by the Power Electronics Group (PEG) at Monash University, known as the CS-MiniDSP. The card is based on the Texas Instruments TMS320F240 DSP, which is a 16-bit fixed-point processor with internal hardware dedicated for use with PWM based systems. The second PCB is a daughterboard for the MiniDSP, and the circuit design and initial PCB layout were undertaken as part of this research, with the final PCB layout being completed in conjunction with other members of PEG. The daughterboard (named the Integrated Inverter Board, or CS-IIB) integrates all the required analog and digital circuitry for the converter control and interface into one unit, and also can incorporate a low power (2 kVA) VSI on the same PCB. The on-card power stage allows low power tests of the system to be conducted before the transition to a higher power system. For higher power and full voltage testing the built in power stage is removed and the gate driver outputs are connected to an external power stage. This is the configuration used for the results presented in this chapter.

The functional capabilities of the CS-IIB are shown in Figure 9.2, and a photograph is presented in Figure 9.3. The system is designed to be fully self contained to minimize the requirements for additional circuitry. The board allows for direct measurement of up to six current measurement devices (either current transformers or hall effect sensors), as well as direct measurement of two sets of three-phase voltages and two dc-bus voltages. Eight fully isolated gate drivers are included for controlling either the on-board power stage or external IGBTs. The separate low voltage dc supplies required by all the sections of the CS-IIB are

Controller Hardware - Integrated Inverter Board (CS-IIB)





Figure 9.2: Functional specification diagram for the Integrated Inverter Board (CS-IIB). (Courtesy of P. McGoldrick)

derived internally via a fly-back based switched mode power supply (SMPS). Digital interface circuitry includes digital I/O, key-pad input, LCD display output, Serial Peripheral Interface (SPI), position encoder, RS-232, and also a Mini Bus port for connection of other peripheral devices. Full details can be found in the CS-IIB [156] and the CS-MiniDSP [157] technical manuals.

Analog Circuitry

The CS-IIB contains all the analog gain and offset circuitry required to convert the current and voltage measurements to levels suitable for the DSP's on-chip analog to digital (A/D) conversion sub-system. Both ac and dc voltages of the system can be directly connected to the CS-IIB analog inputs. Two sets of three-phase ac voltages can be measured, as well as two de voltages. The current measurement inputs accept either hall effect sensors (such as LEMs) or current transformers. Burden resistors are included on posts (to enable easy substitution), as well as ± 15 V analog voltage supply for use with the hall effect sensors. For the system described



の時間の時間に

「「「「「「「「」」」」

Figure 9.3: Photograph of CS-IIB controller hardware, with component layout diagram.

in this chapter UTA-100P/SP1 (1000:1) LEMs were used for all current measurements.

There is also additional circuitry incorporated with the voltage and current measurements to detect converter over-currents and de-bus over-voltages. These signals are connected to the protection hardware described later in this section. The first phase on both sets of ac voltage inputs also includes circuitry to convert the ac signals into a square wave digital signal. The DSP can use this signal for implementation of a software based phase-locked-loop (PLL) to synchronize to the ac signal. Finally, in addition to the sample and holds provided with the A/D conversion on the DSP, four external sample and holds are provided to enable simultaneous sampling of up to six analog quantities at the start each PWM sampling period.

There are two potentionieter inputs, which can use either an on-card multi-turn pot, or accept an external ± 10 V input. The external potentioneter inputs are used by the shunt section of the UCPC to allow the user to choose the demanded de-bus voltage. A second input is used to select the percentage harmonic compensation provided by the shunt active filter (typically 100%) is chosen)

Digital Circuitry and Communications Interfaces

A range of digital input and output interfaces are required to allow both interaction with the operator, and communication and control of other devices connected to the system. The operator interface uses both digital I/O and the RS-232 interface to control the UCPC, and is programmed to allow simultaneous operation. Digital I/O is used for the start/stop/un-isolate/isolate buttons for both the series and shunt converters. The RS-232 interface to a PC duplicates these operations and also allows more detailed control of other parameters in the controllers. Digital I/O is also used to provide the interface to the series protection control hardware.

The Mini-bus interface on the CS-IIB can be used for the connection of other analog and digital boards (including the digital to analog (D/A) board used occasionally in this project for test and measurement of the DSP control variables in real-time). The CS-IIB also provides capabilities for connection of an LCD and for a key-pad (up to 4 x 5 key grid), as well as a Serial Peripheral Interface (SPI) and a position encoder interface.

Finally, the CS-IIB includes a Mosfet digital output, and when the on-board power stage is not loaded (as in this case) the soft start relay is also available for use. These two outputs were used in conjunction with the 24 V field supply to control the shunt soft start contactors, and to control the series bypass contactor,

9.2. HARDWARE DEVELOPMENT AND CONFIGURATION

DSP Controllor

The DSP is located on the CS-MiniDSP board. The controller uses a single-chip DSP solution for both the controller and the PWM generation. The Texas Instruments TMS320F240 16-bit fixed-point DSP was chosen because of its specific hardware designed for digital control of PWM converters. The DSP contains an event manager which uses an up/down counter as the PWM carrier reference, and up to 6 registers can be loaded with reference compare values. Three of these are for complementary switch pairs (i.e. a VSI phase-leg), and the other 3 are for individual device control. This allows up to 9 PWM signals to be produced, but only 8 are passed to the CS-IIB for control of the four phase-legs. Built in hardware dead-time is provided for the three complementary pairs, and these are the outputs used by both the series and shunt converters in this work. An external interrupt is also linked to the PWM outputs, such that all outputs are switched low when the interrupt is triggered (and enabled). This is called the Power Drive Protection Interrupt, or PDPINT, and is used to stop the converters once a fault is detected on either the IGBTs (via the gate driver protection), converter over-current, dc-bus over-voltage, or thermal trip. These trip indicators are added together into one signal by the CS-IIB, before connection to the DSP on the CS-MiniDSP.

The DSP has both internal Flash ROM and RAM, and the CS-MinIDSP card also includes an extra 128 kb of external RAM, and 64 kb EPROM for use with the DSP.

IGBT Gate Drivers

Eight fully isolated 900 V IGBT gate drivers are included on the CS-IIB for use with either the internal power stage, or for driving an external power stage (as used in this work). The PWM signals are optically isolated using the HCPL-316J IC, which also provides a gate driver facility in conjunction with other circuitry. The isolated power supplies for this IC are generated using a common high frequency supply into the pulse-transformer of each gate driver. The rectified output is then regulated into +17 V and -12 V supplies to drive the gate driver IC.

Switched Mode Power Supply (SMPS)

The SMPS accepts ac inputs in the range from 90 V to 270 V, or dc inputs from 130 V to 370 V. There are multiple outputs from the flyback transformer. The output de voltages are: regulated 5 V for digital circuitry, ±15 V regulated supply for on-board analogs and external hall effect current sensors; an unregulated +16 V supply for gate drivers; an unregulated +12 V supply (linked to digital supply) for the Mosfet driver and miscentaneous external use; and an

unregulated +24 V field supply for external use. An isolated 5 V supply is generated from the digital supply for use by the RS 232 communications port.


9.2.2 Voltage Source Inverters (VSI)

The series and shunt voltage source inverters (VSI) both use the same power semiconductor devices and are therefore equivalently rated. The design of the VSI included a thermal model, rating analysis, and lifetime estimation of the electrolytic capacitors. The mechanical design was drawn up in AutoCAD to aid in the construction. (The thermal/rating model for the VSIs was completed and experimentally confirmed in previous work by the author, and can be found in [158].) Each VSI is rated for approximately 35 kVA with fan forced cooling (13 kVA with natural convection cooling), based on a 700 V dc-bus voltage, 40 °C ambient temperature, 20 °C head-room in the maximum junction temperature, and a 5 kHz switching frequency. However, since the remainder of the UCPC components (i.e. magnetics, etc.) are only rated at 20 kVA. the maximum steady-state operation of the VSIs has been reduced to this value. The 20 kVA limitation also extends the expected life of the de-bus capacitors to greater than 10 years, due to the reduced ripple current [158] [159].

The voltage source inverters (VSI) were constructed using Siemens BSM 50 GB 170 DN2 IGBT [160] phase-leg packages. Cooling of the IGBT's is via H31 type heatsinks, and they can be either operated with fan cooling (0.07 °C/W), or naturally convected (0.28 °C/W), depending on the application. Planar bus bars, made from nickel plated copper, are used to reduce the parasitic inductance between the IGBTs and the dc capacitors, as well as to provide an easy mechanical structure that was cost effective for manufacture. By reducing this inductance, the overshoot on the switching edges was significantly decreased, and no subber components are required. The bus plates were dimpled at some of the connection points to remove the need for spacers. This made assembly significantly simpler, removing unwanted connection resistances, and minimized sharp conducting angles that are prone to increasing EMI effects. The dc-bus capacitors are mounted between the two converters. Six FELSIC 85/S 4700 µF 450 V electrolytic capacitors [159] are used in a series/parallel combination to create a net dc-bus rating of 7.05 mF and a maximum voltage of 900 V. Small 0.1 μ F WIMA high frequency film capacitors were located on the dc-bus directly next to each phase-leg to overcome the problems caused by the large parasitic inductance internal to the electrolytic capacitors. A 3D rendering of the two VSI is shown in Figure 9.4 to illustrate the layout of the components of the two converters.

The output of each VSI has an LC filter to attenuate the PWM switching harmonics. The

9.2. HARDWARE DEVELOPMENT AND CONFIGURATION



inductance and capacitance values are given in Figure 9.1 and also in Appendix B (Table B.2). The inductors were constructed by Macro Power Pty. Ltd. and 400 V RIFA PHP 467R metalized polypropylene 30 μ F capacitors were arranged to create the required filter capacitance.

Series Injection Transformers 9.2.3

The design of the series injection transformers required careful consideration of a variety of factors, including the transformer injection ratio, the saturation characteristic, zero-sequence flux path, and shielding of EMI effects to avoid them reflecting into the grid. Figure 9.5 shows the internal winding arrangement used for each of the three single-phase transformers (also seen at the top of the photo in Figure 9.6). The wiring connection between the transformers and the rest of the three-phase system is shown in Figure 9.1. The transformers were constructed to specification by Macro Power Pty. Ltd., and the nameplate and measured parameters of the transformers are provided in Appendix B (Table B.4).

The transformer ratio affects the sag compensation depth capability of the UCPC. Chapter 3 showed that a series injection capability of 0.5 p.u. can compensate for a high proportion of the expected sags occurring in a distribution system. Chapter 4 showed how the transformer


Figure 9.4: AutoCAD/3DMax rendering of the constructed back to back 30 kVA VSL.

ratio N affected the damping of the LC filter, as well as the stability of the system. This effect is due to the fact that the system load parameters seen by the series converter will vary with N. For this experimental work a series voltage injection capability of 0.5 p.u. is used, but the transformer is designed to allow reconfiguration to 0.25 p.u. if required (Figure 9.5). This is done using two identical windings which can be connected either in series or parallel, whilst still maintaining the same output power (i.e. 20 kVA). The rated phase voltage from the converter is 240 V (i.e. 415 V line voltage), and the three transformers are connected in star (to allow for expansion to a four-wire system). Therefore, the output voltage is either 120 V or 60 V. depending on the chosen injection voltage.


Saturation is likely to occur during the large voltage injections that occur when compensating for a sag, if the series transformer is only designed for operation at rated conditions [99]. Depending where compensation occurs on the waveform, this may cause large magnetizing currents to be drawn from the VSI, which may in turn trip the UCPC from operation. Therefore the series transformer was designed to have a much higher saturation characteristic than is normally required by a power transformer. Even with this high saturation characteristic, a path for the non-linear portions of flux is required. Otherwise any small distortion will be directly transferred to the output grid voltage, which is highly undesirable. Therefore, the transformer also requires tertiary windings which are connected together in delta to convert the triplen harmonics in the flux to circulating currents in the delta windings.

Injection of EMI into the grid is also a significant problem for the series-shunt topology. The voltage level of the dc-bus, with respect to the grid voltage, will have a large dv/dt during each switching transition of the shunt VSI. The output of the series converter, with respect to the grid voltage, will then change due to switching transitions in both the shunt and series VSIs. The internal inter-winding capacitance of the series transformer will couple these high dv/dtchanges back into the grid. To reduce this EMI injection mid the grid, a new current path must be created which diverts these capacitive currents. This is achieved by using an earth shield between the primary and secondary windings, which is connected back to the grid side of the shunt converter. This encloses the EMI current loop within the back-to-back VSIs.

9.2. HARDWARE DEVELOPMENT AND CONFIGURATION



injection transformers.



transformers. Below: Two three-phase sets of filter inductors.

Figure 9.6: Photo of the UCPC magnetics. Above: Three separate single-phase multiple winding

9.2.4 Protection Components

The protection elements were discussed in detail in Chapter 7. However, some of the components used to provide alternative current paths were upgraded to suit the increased power requirements of the final UCPC prototype. Firstly, the triacs were replaced with three sets of back-to-back thyristors. These EUPEC TT-105-N-16-LOF thyristor phase-leg modules are rated for 105 A in steady-state, and up to 2.2 kA under transient conditions. Therefore, it is permissible for the fault level at the load-side terminal point of the UCPC to increase up to 4 kA (for the 0.5 p.u. injection configuration used here). The thyristor gates were controlled using an existing six output thyristor gate driver board that was available.


The series bypass contactor was upgraded to a Ghisalba GH15 GN-04-240. This is a fourpole normally closed 415 V contactor rated for operation up to 63 A. An auxiliary contact block was also mounted on the contactor to provide the DSP with information relating to the state of the component. It should be noted that the choice and availability of normally closed contactors becomes increasingly difficult (and expensive) as the power rating increases, and custom designed units may be required for systems with only marginally higher ratings than were used in this work. (For the larger power system described in the following section, a normally open contactor protected by a UPS was used because of this difficulty.)

9.2.5 Housing and Construction

The low voltage UCPC prototype was housed in a standard 19" rack (Figure 9.7a). The enclosure is segregated into three sections. Firstly, the upper part is split front to back vertically into two sections, such that the air flow past the heatsinks (Figure 9.7c) is separate from all the electronics and control equipment (Figures 9.7b and 9.8). This maintains a forced air and clean air section for the heatsinks and electronics, respectively. The division was achieved using 2 mm aluminium to minimize weight and also because of the thermal properties of the material. Holes were cut into the dividers between each heatsink to mount the semiconductor devices on the opposite side to allow wiring access to these components. The third section of the enclosure mounts the magnetics at the base of the cubicle. This placement is primarily due to the weight of these components - especially the transformers. The three single-phase transformers weigh more than 200 kilograms combined, and therefore required the construction of a dedicated re-enforced mounting structure (Figure 9.6).

The majority of the wiring for the power components uses single core V90HT cables ranging from 1.5 mm² to paralleled 6 mm² cables, depending on the steady-state current load. Shielded

9.2. HARDWARE DEVELOPMENT AND CONFIGURATION



(a) 19" rack enclosure

multi-strand signal cable was used to wire up the signal and control connections. The shields were earthed to a common point, at one end only, to minimize the susceptibility of the cables to radiated EMI. Additional shielding was also wrapped around the cables passing through the current transformer that was used to detect current drawn by the varietors. The large dv/dttransitions (discussed in Section 9.2.3) that can occur at the output of the series converter capacitively couple noise into the detection circuitry (which is referenced to earth). This was found to falsely trip the protection system until the shield was installed and earthed. Earthing the shield diverts these transient currents away from the detection circuitry.


For the prototype system a 240 V supply was provided via a plug at the front of the UCPC enclosure. This supply was used to power the two CS-IIB controller boards, the thyristor controllers, protection hardware controller, and the contactor coils. Note that if this supply was lost, the series system remains protected (even though control would be lost) because the coil to the normally closed bypass contactor would be de-energized. All powered components were connected to the same junction with a common earth point. There is only one earth connection within the housing. (It is commented that for a commercial system this arrangement would not

(b) Front view (no door)

(c) Back view (no door)

Figure 9.7: Photo of the low voltage UCPC experimental test setup.





be suitable as this supply cannot be guaranteed. Therefore, a small UPS supplied from the grid would need to be installed internally to the UCPC. This would be used as the auxiliary power supply, thus removing the need for any additional single-phase plug at the front of the unit.)

9.3. DSP SOFTWARE SYSTEMS

9.3 DSP Software Systems

The general DSP software structure for the series and shunt control systems is quite similar and therefore will be discussed together in the following sub-sections. The software is almost all written in C, and was developed and ported to the new controller hardware from open loop VSI software that was originally written by Andrew McIver. It is separated into two primary sections: the background software, and the interrupt software. The code for the series and shunt controllers can be found in Appendices D and E, respectively.

9.3.1 Background Software

The function of the background software is to control the controller's state machine and to handle the operator interface. The background code for the series and shunt converters is given in Appendices D.2 and E.2, respectively. The background software is executed in a continuous loop using the processing time that is remaining after the interrupt software has executed. Therefore, only software that is not real-time critical is placed in this section. All variables defined in the background code are stored in the (much larger) external memory of the CS-MintDSP. Whilst the access time to the external memory is the same as for the internal memory (i.e. no wait states are used), use of the external memory does slow the processor somewhat as both the program and data memory cannot be accessed simultaneously (as they can when data is located internal to the DSP).

The state machine is used to handle the system settings during the different phases of operation (e.g. running, stopped, isolated, fault condition, etc.). For control of the series controller the state machine was presented and discussed in Chapter 7 (Figure 7.6). For the shunt converter, a similar state machine is used, but it excludes the triac opening state used for the protection of the series converter (the IGB1 null states are also not used).

9.3.2 Interrupt Software

The interrupt software includes all the time critical components of the software including the main control system and DSP register setup, as well as other interrupts for synchronization timing and fault detection. The code is provided in Appendices D.1 and E.1 for the series and shunt controllers, respectively. No function calls are used in the controller software, with the exception of the digital filter assembler function, to minimize the overheads associated with such calls. Instead, duplicated code is generated using macro functions, which are expanded into full in-line code by the pre-processor during compilation. No local variables are used, so that for

each controller interrupt routine, variables do not need to be popped/pushed from/onto the stack. The makefile also ensures that all variables defined in the interrupt software are stored into the internal DSP memory. This gives all instructions in the interrupt software simultaneous access to both program and data memory.

The controller software is the major component of the interrupt software. This interrupt is called by the overflow/underflow events of the PWM up/down carrier reference counter, and therefore occurs once every half switching period. For the 5 kHz switching frequency used in this work, this equates to 10 kHz operation of this interrupt. This is also known as the sampling frequency. The absolute maximum execution time available for the interrupt is 100 us, but a more realistic maximum value is closer to 70 μ s, as spare processing time must be retained for the background software operation. The major parts of the controller software are: feed-back and feed-fotward control systems, variable scaling and clamping, synchronization software, analog conversions, protection, and PWM compare register value creation.

Control Software

Delta based digital filters are used for the software implementation of the linear controllers in both the series and shunt systems. These were discussed in detail in Chapter 6. These digital filter controllers are written in assembler, and are provided in Appendices D.3 and E.3, for the series and shunt controllers, respectively. For the series controller, the digital filters implement the multiple P+Resonant harmonic controllers, and for the shunt controller they implement the reference signal extraction control block. These filters were written in assembler to take full advantage of the DSP instructions that are designed specifically for use with digital filtering. All the controllers are placed into a single function call to minimize overheads, and the parameters are passed to this function via an integer array pointer. For the shunt controller an inner current regulator is also required, and the PCR scheme detailed in Chapter 4 is used. The PCR controller was adapted from a version written by Andrew Melver for a different controller card (and system parameters) that did not include reference prediction.

Variable Scaling and Clamping

Due to the 16-bit fixed-point capability of the DSP a large portion of the software design and implementation time is dedicated to management of the scaling of the variables to both minimize numerical truncation errors and to protect the variables from overflowing. 32-bit operation is possible on the DSP, but each instruction executes orders of magnitude slower, and therefore

9.3. DSP SOFTWARE SYSTEMS

this alternative was not a feasible option for this work. All signed variables are restricted to the range of $\pm 2^{15}$, and only the high byte of the 32-bit resultant from the multiplication of two 16-bit integers is typically used.

To stop variable overflow, either the scaling is designed such that overflow is not possible, or where this is not viable, clamping is included. Clamping is also applied to various signals in the controllers to ensure the demanded values are maintained within the rated limits of the external components. Examples include clamping of the shunt current reference and the series voltage reference (both magnitude and rate of change limiting).

Synchronization Software

Synchronization to the supply fundamental voltage is implemented using software triggered by the zero-crossing hardware discussed previously in this chapter. At each positive zero-crossing of the supply voltage, the hardware triggers an interrupt, which captures the time of the crossing event. During each sampling interrupt the presence of this crossing is detected and the crossing time is used to determine any phase error, which is then slowly nudged in the correct direction to reduce the error. If phase error remains from zero crossing to zoro crossing, the frequency is also nudged towards a new value to reduce the error. The slew rate of the system is easily controlled by the step size of this frequency tracking. For the series converter the slew rate is intentionally kept slow to minimize any phase jump effects at the load bus. Double zero crossing events (e.g. due to severe harmonics or notching) are discarded by using both hardware, and software lock-out regions.

Analog Conversion and Code Timing

A 10-bit analog to digital (A/D) conversion sub-system is built into the DSP, with 16 input channels multiplexed through two A/D converters. The conversion time for each set of two analog conversions is 6.6 μ s. The first set of conversions is started automatically by the start of the controller interrupt, and since the calculations of the controller cannot start until these conversions are finished, code not associated with these measurements must be executed during this period. For both the series and shunt systems this period is used by the synchronization software and the digital filter inverse delta operations. The succeeding sets of analog measurement conversions are then started manually in turn as the interrupt code proceeds, and are arranged to shadow executing analog conversions. Hence a new conversion cycle will start immediately the present one finishes, with the results being stored into a 2 deep FIFO buffer. The reliance of

the system on the various analog measurements means that the structure of the interrupt code is primarily designed around the analog conversions to maximize the processor usage throughout the interrupt code execution.

Test Setup and Measurement 9.4

The experimental test setup is shown in Figure 9.9. The components of interest are the supply voltage, the loads, the UCPC, and the test measurement devices.


A supply voltage capable of producing sags, swells, distortion, unbalance and flicker was required to test the UCPC. To achieve this a three-phase programmable supply was designed, constructed and programmed in conjunction with Andrew McIver and Erika Twining to generate these waveforms This supply was coupled to the system via an isolation transformer. The interface to the programmable supply is via both the front panel and a connected PC (using a RS-232 interface).

Both linear, non-linear, and combined loads were tested. The linear loads consisted of either a purely resistive load, or a resistive-inductive series load combination. The non-linear load was a diode rectifier with a parallel resistive-capacitive de load, with series ac line inductors between the load and the UCPC. The particular load used is noted with each test in the following section.

Two four-channel Lecroy (9314L and 9304A) 1 MS/s digital oscilloscopes (CROs) were used to simultaneously capture the three-phase voltage supply and load waveforms. A Hewlett Packard HP 35665A dynamic signal analyzer was also connected to the load and supply voltages (across the *ab* line voltage). Voltages were measured using six Tektronix P5200 high voltage (1 kV) differential probes. Currents were measured using a Tektronix A6303 current probe with an AM503B current amplifier. When required, measurement data was also recorded from the DSP variables, using either data storage internal to the MiniDSP (and collected via the RS-232 interface), or via an external D/A card (interfaced to the CS-IIB Mini-bus) connected to a CRO channel.

An isolated trigger signal output was generated from the programmable supply, and connected to both CROs. This was used as a simultaneous trigger that could either be activated by the supply's keyboard interface, or at the start of a generated sag. A contactor controller unit was also constructed to allow timed pulsed operation of an external confactor. This unit was used in Chapter 7 to create the mongentary short circuit used to test the protection circuit, and was also used here to switch loads in and out using its manual setting function.

9.4. TEST SETUP AND MEASUREMENT



Schematic, and (b) Photograph.

202



Figure 9.9: Experimental test configuration for the low voltage UCPC prototype. (a) Circuit

9.5. EXPERIMENTAL RESULTS

9.5 Experimental Results

This section presents further results from the low voltage experimental UCPC system. The aim is to verify the compensation capability of the UCPC for Power Quality events of types 2 through 6 (Chapter 2). The results are broken up into steady-state voltage compensation (i.e. series), transient voltage compensation, and current compensation (i.e. shunt). The UCPC has been tested under a wide range of combined Power Quality conditions, but due to the large number of possible combinations not all results can be shown here. Therefore, only selected results from these combinations are presented. All tests were conducted at a nominal fundamental line voltage of 190 V rms, and load currents are noted with each test.

Throughout these results, supply options 1 and 2 (Figure 9.9a) are used. Where possible a mains supply through a variac is used (option 1) as this provides a lower source impedance than the programmable supply (option 2). However, for voltage sags, flicker, and large unbalance conditions this supply is not suitable, and the programmable supply (option 2) must be used. Unfortunately, also the variac supply is relatively weak, which is not an ideal operating condition for the PCR current regulation scheme that was used (as discussed in Chapter 4). Chapter 4 showed that the series control system (which is the primary focus in this thesis) is relatively unaffected by the source impedance of the supply, but if the shunt section of the UCPC resonates with the supply, this will in turn affect the series section. To combat this problem gains in the series controller were slightly lowered during the tests that were conducted using the programmable supply, and as a consequence a small steady-state error sometimes exists. This error is not seen in the simulation results shown in Chapter 8, where a more realistic supply impedance was able to be used).

9.5.1 Steady State Voltage Compensation

The first test verifies the steady-state voltage harmonic compensation operation of the series portion of the UCPC, and uses supply option 1 (Figure 9.9a). Voltage distortion is generated by the insertion of a non-linear load directly onto the source terminals (i.e. upstream of the UCPC). A combined linear/non-linear load is also applied downstream of the UCPC, and the currents are active filtered by the shunt portion of the UCPC. These current results are presented later in Section 9.5.3 (Figure 9.19).

Figure 9.10 presents the waveform and frequency spectrum for the supply and load voltages in Test 1, and the numerical harmonic results are given in Table 9.1. The load voltage regulation is shown for the case with only feed-forward compensation, and also with both feed-forward and




Figure 9.10: Test 1 - Experimental L-i (b),(d),(f) Frequency spectrum.

Figure 9.10: Test 1 - Experimental L-L source and load voltages: (a),(c),(e) Time waveform;

Compensation Type		7th	9 th	11 th	13 th	THD
None	1.0%	2.1%	0.4%	1.1%	0.6%	2.9%
Feed-forward only	0.6%	1.6%	0.4%	0.9%	0.5%	2.1%
Feed-forward and Resonant Feedback	0.1%	0.12%	0.07%	0.13%	0.15%	0.6%

Table 9.1: Load voltage harmonics before and after series injection

selective feed-back compensation. The supply voltage contains a Total Harmonic Distortion (THD) of 2.9% (Figures 9.10a-b). The use of only feed-forward compensation reduces the load voltage THD to 2.1% (Figures 9.10c-d). Note that the only significant reduction is to the lower order 5^{th} and 7^{th} harmonics, because the higher frequencies have a larger phase error which is caused by the sample delay (see Figure 4.13 in Chapter 4). With the resonant harmonic controllers added (Figures 9.10c-d) each of the selected harmonics in the load voltage is reduced to approximately 0.1% (Table 9.1), and a final THD of only 0.6% is obtained. Furthermore, this THD is now dominated by the 15^{th} and 17^{th} harmonics that have not been selected for compensation. These harmonics could also be compensated to further reduce the load voltage THD if required.

The second test shows the combined compensation of voltage harmonics and unbalance, and is conducted using supply option 2 (with a 10 A linear load). The voltage harmonics and unbalance are created by the programmable supply. Figure 9.11 shows the supply and load waveforms of the test.

The third test verifies the flicker compensation of the UCPC. The programmable supply of option 2 is used to create a 5 Hz 10% flicker component modulated onto the fundamental supply voltage. After compensation by the UCPC, the flicker is clearly seen to be removed from the load voltage (Figure 9.12).

9.5. EXPERIMENTAL RESULTS




Figure 9.11: Test 2 - Experimental results of the UCPC compensating for a supply voltage with harmonics and an unbalanced fundamental component.




Figure 9.12: Test 3 - Experimental resul a 5 Hz 0.1 p.u. flicker component.

Figure 9.12: Test 3 - Experimental results of the UCPC compensating for a supply voltage with

9.5.2 Transient Voltage Compensation

The primary purpose of this section is to verify the operation of the series portion of the UCPC under transient conditions. For all tests in this section, the programmable supply (option 2 in Figure 9.9a) was used with a linear load (10 A).

The fourth test (Figure 9.13) shows the transient response of the UCPC to a 0.7 p.u. symmetrical sag. These results show that the load voltage magnitude is maintained throughout the sag, and only small deviations can be seen at the start and end of the event. These small deviations are due to the delay between the time that the change in condition is sampled by the controller, and the time that the controller implements the required change in the next switching cycle.

The fifth test (Figure 9.14) verifies the operation of the UCPC under a 1.2 p.u. swell. Under this condition excess power from the voltage swell is injected back into the grid via the bi-directional shunt connection.

The sixth test (Figure 9.15) shows a 0.8 p.u. symmetrical sag with voltage harmonics introduced. The load voltage magnitude remains constant during the event, and the voltage harmonics are compensated during the sag. A small oscillation can be seen at the start and end of the sag, and this is attributed to the transient response of the chosen resonant harmonic controller with an f_c of 1.5 Hz. This value provides a fast transient response, but has some overshoot for large steps in the reference signal. (Refer to the medium voltage experimental results in Chapter 10 for a comparison of the transient response with varying values of f_c).

The seventh test (Figure 9.16) investigated the compensation by the UCPC of an asymmetrical sag which also contains harmonics. Once again the load voltage magnitude on all phases remains nearly constant, and the introduced voltage harmonics are also adequately compensated.

The eighth test shows compensation of a combination of voltage conditions including unbalance (0.9 p.u.), flicker (0.1 p.u. at 5 Hz), harmonics (3.3% THD), and a sag (0.8 p.u.). Figure 9.17 presents the supply and load waveforms over a period of half a second, and Figure 9.18 provides a closer view of the same results during the sag event. Once again a small transient is seen at the edges of the sag event, but otherwise the load voltage is kept at a constant sinusoidal magnitude and phase. The load voltage THD is reduced from 3.3% down to less than 0.7%, with the 2.6% 5th harmonic reduced to 0.2%, and the 1.2% 7th reduced to 0.1%.

9.5. EXPERIMENTAL RESULTS




Figure 9.13: Test 4 - Experimental resul sag.






Figure 9.14: Test 5 - Experimental result swell.


208


Figure 9.13: Test 4 - Experimental results of the UCPC compensating for a 0.7 p.u. symmetrical

Figure 9.14: Test 5 - Experimental results of the UCPC compensating for a 1.2 p.u. symmetrical












Figure 9.18: Test 8 - Experimental results of the UCPC simultaneously compensating for voltage harmonics, 0.1 p.u. 5 Hz flicker, 0.9 p.u. unbalance, and a 0.8 p.u. sag (Zoomed view of Figure 9.17).

9.5.3 Current Compensation

This section presents the current compensation results for the shunt portion of the UCPC, and outlines both the current harmonic and balancing capabilities of the system. All tests were conducted using supply option 1 (Figure 9.9a).

Figure 9.19 presents the current harmonic compensation results obtained during Test 1 presented earlier in this section (Figure 9.10). The highly distorted load current shown in Figure 9.19a was measured by the shunt controller, and the injected current and resulting sinusoidal supply currents are shown in Figure 9.19b. (Note that only one of the three phase currents is shown to maintain the clarity of the figure).

The ninth test was conducted with only the shunt portion of the UCPC in operation, and was used to investigate the practical outcomes of the StatRF controller presented in Chapter 5, compared to the traditional Synchronous Reference Frame (SRF) signal extraction method. Both the three-wire StatRF and SRF signal extraction methods were implemented and the results are shown in Figures 9.20a and 9.20b, respectively. The StatRF presented requires no sine table storage for synchronous frame transformation, and is computationally quicker than its equivalent synchronous counterpart. However, without the use of the delta operator, it was quite difficult to implement this scheme properly using conventional shift-based IIR filters. Therefore, no shift IIR based StatRF implementation results are included here for comparison. The total execution time for the four stationary delta filters of the three-wire StatRF was 6 μ s, whereas an equivalent synchronous reference frame implementation took 13.5 μ s to execute. If only harmonics are required to be extracted (i.e. an unbalance component is not required), the single-phase version of the StatRF can be used, which will provide a further 50% reduction in computational time.




Figure 9.19: Test 1 - Experimental source, load and active filter current (a),(c)waveforms and (b),(d) frequency spectrums.





Figure 9.20: Test 9 - Comparison SRF and StatRF harmonic extraction implementations.






Figure 9.21: Test 10 - Experimental results of the UCPC balancing the supply current due to unbalanced load currents.

For the 16-bit fixed-point implementation it was difficult to achieve more than 30-dB attenuation in the SRF generator. This was found to be due to de offsets created from integer truncation in the high-pass filter, and also due to the sine/cosine phase index quantization. The outcome of this lack of attenuation is clearly seen in the fundamental component still left in the active filter reference current (I_{AF}^*) in Figure 9.20a. Note that this extra fundamental component is not as dominant in the final active filter current shown in Figure 9.20b, which is due to the interaction of the PI dc bus controller with this component. For the StatRF implementation, Figure 9.20b shows very little fundamental component remaining, because of the accuracy of the delta operator based digital filter used, and the lack of errors introduced by the use of a sine lookup table.

The ninth experimental test (Figure 9.21) shows the balancing capabilities of the UCPC. The results show that load current unbalance is greatly reduced in the supply current by the shunt portion of the UCPC. However, as mentioned previously, the soft nature of the supply results in a small additional resonance which can be seen in the supply current.

9.6. SUMMARY

9.6 Summary

This chapter has described the hardware and software systems that were developed to build the low voltage UCPC experimental prototype. The hardware development involved the design and construction of dual back-to-back voltage source inverters, series protection systems, series transformer, as well as a hybrid digital/analog controller board to control the converters. The DSP software was developed for both the series and shunt converters, and required the development of control, protection and interface software. The final UCPC prototype is housed in a standard 19^n rack for convenience.

To verify the operation of the UCPC control systems proposed in this research, the prototype was tested under all of the required Power Quality conditions, as well as with combinations of these phenomena. The voltage conditions tested included fundamental magnitude variations, harmonics, unbalance, flicker, swells, symmetrical sags, asymmetrical sags. Current conditions tested included harmonics and unbalance. The results showed that the UCPC compensated for all of these Power Quality conditions almost exactly as predicted by the design and simulations already presented. The following chapter presents further results describing the operation of the series control system on a 10 kV medium voltage system.

Medium Voltage Experimental Verification

Chapter 10

¹Chapter 9 has presented low voltage (LV) experimental verification of the entire UCPC system. This chapter extends this work and presents medium voltage (MV) experimental verification for the series control system (which has been the dominant focus in this research work). The experimental testing was conducted using a prototype medium voltage (10 kV) Dynamic Voltage Restorer (DVR) in collaboration with Aalborg University, Denmark.

Whilst the primary objective of this testing was to verify the series control system under medium voltage conditions, this chapter also presents a further application for the proposed series controller - a DVR that incorporates voltage harmonic compensation. DVRs are now becoming more established in industry as a method of reducing the impact of voltage sags on sensitive loads. However, DVRs mostly spend most of their time in standby mode, since voltage sags occur very infrequently, and hence their utilization is low. In principle, it would be advantageous if the series connected converter of a DVR could also be used to compensate for load voltage harmonics (similar to the UCPC), with minimal alterations to existing hardware. This chapter applies the series selective voltage compensation scheme of the UCPC to a DVR, to provide voltage harmonic compensation with minimal effect on the sag compensation capability of the basic DVR. The system was designed using the simulation models developed in Chapter 4, and its experimental performance was verified under a range of conditions, including distorted supply voltages, non-linear loads, and operation during distorted voltage sags.

Harmonic Compensation at Medium Voltage Level," in Conf. Rec. IEEE/IAS Annual Meeting, Salt Lake City,

¹The material in this chapter is also published in part as: M.J. Newman, D.G. Holmes, J.G. Nielsen, F. Blaabjerg, "A Dynamic Voltage Restorer (DVR) with Selective UT, USA, 2003. (In Print)

218

10.1 **Overview and Objectives**

The medium voltage DVR prototype used for the work in this chapter was developed by Dr. John Godsk Nielsen, under the supervision of Prof. Frede Blanbjerg. The experimental testing was completed on site in Aalborg, Denmark, during a stay at Aalborg University as part of this research. I would once again like to thank Prof. Blaabjerg for making this collaboration possible. Details of the existing system are given in Section 10.2, and further hardware details are reported in the related Ph.D. thesis [60] by Dr. Nielsen. Only the selective harmonic controllers were added to the DVR (i.e. no feed-forward or proportional control) so that near zero net real power flow requirement of the series-only topology (Figure 10.1) could be preserved in steady-state. Details of the additional controller design and verification are presented in Section 10.3.

This work serves a variety of objectives in relation to the theory presented in this thesis. These objectives are:

- 1. To verify the series harmonic voltage compensation scheme on a medium voltage system. The results show that the medium voltage experimental parameters of the transformers, measurement sensors, etc., allow for the same high level of compensation performance achieved for voltage harmonics in the low voltage system;
- 2. To present a further application for the series control scheme;
- 3. To demonstrate the capability of the system controller to operate at significantly lower sample frequencies;
- 4. To experimentally verify the use of delta IIR digital filters on a floating-point processor;
- 5. To provide an experimental example of the single-phase operation of the series control scheme (since the three-phase DVR is constructed using three individual single-phase Hbridges acting on each phase of the system independently).




Figure 10.1: Series topology of the Dynamic Voltage Restorer (DVR).

10.2. MEDIUM VOLTAGE DVR PROTOTYPE

Medium Voltage DVR Prototype 10.2

This section outlines the experimental dotails of the MV DVR including the physical parameters, test measurement setup, existing controller setup, as well as initial testing results and alterations that were made to the system before the addition of the harmonic control scheme.

10.2.1 DVR System Overview

Table 10.1 provides the specifications for the 10 kV DVR platform used for this work (refer to [60] for full details), with the schematic of the test setup shown in Figure 10.2. The 200 kVA converter is made up of three individual H-bridges (i.e. a six-phase-leg voltage source converter), and is constructed from a three-phase UPS donated by APC-Denmark (i.e. three phase legs for the active rectifier and the other three for the UPS output). The dc-bus of the converter is charged to 600 V using a 3 kW unidirectional dc power supply (two 300 V_{dc} supplies in series, with current limiting to reduce surge currents on start-up). This provides 4.7 kJ of energy (at 600 V) in the 26 mF of electrolytic de-bus capacitors, for transient use by the DVR during a sag ride-through event.

Three specially made 67 kVA 0.29 kV/2.9 kV single-phase series injection transformers are installed in series on each phase to connect the LV converter to the MV test grid. This provides a maximum injection capability of 200 kVA at 5 kV line-line, and the system can therefore protect loads of up to 400 kVA.




Figure 10.2: Experimental DVR test system and measurement setup.

Parameter	Valuo		
Nominal grid voltage (l-1)	V _{Supply} = 10 kV		
Nominal load loltage (1-1)	$V_{Load} = 380 \text{ V}$		
Maximum series voltage injection (1-1)	$V_{DVR} = 5 \text{ kV}$		
Maximum series power injection	$S_{DVR} = 200 \text{ kVA}$		
DC charger maximum power rating	$P_{DC} = 3 \text{ kW}$		
Switching frequency	$f_{SW} = 3.0 \text{ kHz } \& 5.0 \text{ kHz}$		
Sampling frequency	$f_S = 3.0 \text{ kHz} \& 5.0 \text{ kHz}$		
Maximum converter dc-bus voltage	$V_{DC} = 600 \text{ V}$		
Capacitance of the de-bus	$C_{DC} = 26 \text{ mF}$		
Filter inductance	$L_F = 260 \ \mu \mathrm{H}$		
Filter capacitance	$C_F = 120 \ \mu F$		
Transformer leakage inductance (referred to LV side)	$L_{Leakaye} \coloneqq 201 \ \mu \mathrm{H}$		

Table 10.1: Main specifications of the experimental DVR.

The series protection scheme used was similar to the scheme presented in Chapter 7^2 , but at the time the tests were undertaken, the thyristor protection current path was not yet complete. To minimize cost, the bypass contactor was located on the LV side of the series injection transformers, and a normally open contactor was used (instead of the preferred normally closed) which therefore had to be protected by a low rated UPS to ensure its ability to bypass the system under all conditions.

10.2.2 Medium Voltage Test Grid

The medium voltage grid was fed from a low voltage supply that was stepped up to a medium voltage level for connection to the DVR. The supply voltage profile could be arbitrarily created using a California Instruments (iX Series) 30 kVA programmable ac power supply. The programmable supply was used to create harmonic distortion and symmetrical/asymmetrical voltage sags at a line voltage of 380 V, before stepping up to a line voltage of 10 kV (i.e. 5.8 kV phase voltage) using a 50 kVA star-delta distribution transformer (seen in Figures 10.2 and

10.2. MEDIUM VOLTAGE DVR PROTOTYPE




Figure 10.3: Photo of the DVR container and the 10 kV/0.4 kV distribution tranformers for the supply and load. Location: Aalborg University, Denmark.

10.3). After the series connection of the DVR at the medium voltage level, the load voltage was stepped down using another distribution transformer to allow low voltage linear and non-linear loads to be connected.

The non-linear load was a diode rectifier with a parallel resistive/capacitive dc load. All tests were conducted at low power (a few kVA) due to limitations of the programmable power supply at the time of the tests. Whilst the majority of the tests were undertaken with a line voltage of 10 kV, tests containing the non-linear loads with high current peaks were conducted at only 5 kV, once again due to limitations of the supply.

A 20 foot shipping container (Figure 10.3) was used to house the medium voltage DVR system (including injection transformers, converter and controller). This allowed relocation of the system for off site testing. The DVR container and all other medium voltage components (i.e. cabling and distribution transformers) were all located externally in the high voltage yard. The low voltage supply and load, as well as the user interface and oscilloscopes, were located inside the primary building for safety and other practical reasons (including the Danish winter weather conditions).

10.2.3 Measurement Systems

The primary system variables measured during the tests were the three-phase medium voltage supply and load voltages, the low voltage converter output currents, the dc-bus voltage of the DVR, and the low voltage load current during non-linear load testing. These measurements

²The initial publication [7] associated with the series protection work in Chapter 7 is a primary reference in the relevant section of the PhD Thesis describing the construction of the MV DVR[60].

222

CHAPTER 10. MEDIUM VOLTAGE EXPERIMENTAL VERIFICATION

(excluding the load current) were all shared by the DVR controller and the two Tektronix TDS 3014 four-channel oscilloscopes (CROs 1 and 2 in Figure 10.2). The oscilloscopes were triggered via a common signal from the DSP controller to synchronize the results and used the controller sag detection as a trigger timing mechanism.

The medium voltage supply and load voltages were measured using 24 kV ABB KEVA 24 A1 voltage sensors (1:10000 ratio) with galvanic isolation achieved using HCPL-7800 isolation amplifiers. LEMs similar to those in Chapter 9 were used to measure the low voltage converter output currents. The dc-bus voltage was measured using resistive dividers.


10.2.4 Controller Hardware and DVR Control Software

The digital controller comprised an Analog Devices AD21062 floating-point Share DSP and a Signers SAB 80C167 Micro Controller linked via dual access RAM. This structure is categorized as the dual chip solution discussed in Chapter 6. The floating-point DSP is used for the primary control algorithm, and the fixed-point Micro Controller controls the PWM signal generation for the twelve IGBTs (i.e. six phase legs).

The existing control structure for a typical DVR sag compensation system was based on a combination of supply voltage feed-forward and d-q PI load voltage feed-back (Figure 10.4). A software-based phase-locked-loop (PLL) was used to create d-q coordinate sinusoidal references from the supply, which were used to determine the target phase of the output voltages. The phases of these references were controlled to only slowly vary during transients from their pre-sag values, to minimize phase jump effects. The feed-forward control then calculated the appropriate modulation depth to inject compensating voltages between the supply voltages (V_{Supply}) and the load voltages (V_{Load}) , to restore the load voltages to the target references. However, this did not account for the voltage drop across the filter inductor and other parameters such as the transformer, and hence closed loop load voltage feed-back control was added in the d-q frame to minimize any steady state error in the fundamental component.

When the grid voltage is normal, the DVR system is held in a null state to lower its losses. Once a voltage sag is detected, the DVR switches into active mode to react as fast as possible, thus injecting the required ac voltages between the grid and the load. The voltage sag detection (Figure 10.4) is based on the rms of the error vector which allows for detection of symmetrical and non-symmetrical sags, as well as the associated phase jump. The detection formula is given

10.2. MEDIUM VOLTAGE DVR PROTOTYPE



harmonic voltage compensation).

by

 $|V_{error,dg}| >$

where the rms of the error is


$$|V_{error,dq}| = \sqrt{(V_{ref,d} - V_{Supply,d})^2 + (V_{ref,q} - V_{Supply,q})^2}.$$
 (10.2)

Due to limitations in both the computation time available in the DSP, as well as hardware limitations of the Micro Controller, only symmetrically sampled PWM was used by the DVR system. Therefore, the switching and sampling frequencies are matched (instead of sampling at double the switching frequency as was done with the asymmetrical PWM strategy used in Chapter 9). This results in a significantly lower control bandwidth. The default switching/sample frequency of the DVR was 3 kHz, but it was revised to allow both 3 kHz and 5 kHz after some optimization of the original DVR controller software. Whilst the system presented in the following section was successfully operated at both 3 kHz and 5 kHz, the majority of the following results are for the 5 kHz version, and this should be assumed unless otherwise noted.

10.2.5 Initial DVR Experimental Results

Figure 10.5 shows the response of the DVR to an 80 ms symmetrical voltage sag. A small resonance can be seen in the load voltage at both the start and finish of the sag. This is due to the LC filter resonance being excited by the high dv/dt of the sag. With harmonics programmed into the supply voltage, Figure 10.6 shows that the DVR still compensates for the voltage sag. but does not reduce the harmonic content. Without the DVR running and with the bypass contactor open, the non-linear load increases the voltage total harmonic distortion (THD) from

Figure 10.4: Existing sag componsation portion of the control structure (i.e. not including the






Figure 10.5: Operation of the DVR to a 0.76 p.u. dip with no supply voltage harmonics.




Figure 10.6: Operation of the DVR to a 0.76 p.u. dip with supply voltage harmonics and no harmonic compensation.

10.3. DVR WITH VOLTAGE HARMONIC COMPENSATION

1.6% to 1.9%, due to the added impedance introduced by the series transformer. For a much larger non-linear load (i.e. 45 kW), Nielsen [60] showed that the DVR in standby increased the voltage THD from 1.9% to 2.9%.

10.3 DVR with Voltage Harmonic Compensation

Since voltage sags generally only occur a few times each year at any particular location, a DVR system will generally spend most of its time in standby mode waiting for a sag to occur. Unfortunately, the DVR will still introduce extra impedance into the line, primarily due to the series transformer; and Section 10.2.5 has shown that this impedance will (in turn) cause a voltage drop to the load and increased load voltage harmonics when non-linear loads are present. As the DVR does not conventionally operate during steady-state conditions, it does not compensate for these added harmonics, or for other voltage harmonics in the system.

In principle, it would be advantageous if the series connected converter of the DVR can also be used to compensate for any steady state load voltage harmonics. This would increase the Power Quality 'value added' benefits to the system (which is the definition and driving force of Custom Power applications) with minimal extra capital cost, but of course with some increase in converter steady-state losses. The limitations on achieving this objective are steady state power flow constraints and the low modulation depths that must be used with a DVR that has a typical voltage injection capacity.

Unlike the bi-directional power supply in the UCPC, the energy storage system of a DVR is typically recharged using a small unidirectional power supply. Hence, most DVR's cannot supply significant steady-state real power and also cannot absorb almost any steady-state real power back through the series connection. Therefore any steady-state harmonic voltage compensation strategy that is implemented must ensure that the steady state real power flow through the DVR is kept close to zero.

The typical voltage injection capability of a DVR is in the range of 50%. Hence, to compensate for harmonics as low as 1% (or even lower) the system must operate at modulation depths of around 2%; but high magnitude and phase accuracy must still be maintained for the compensation to be effective. This chapter applies the selective harmonic feed-back control strategy presented in Chapter 4. This can be easily added to medium voltage DVR systems to provide voltage harmonic compensation with minimal effect on the sag compensation performance of the original DVR. Due to the power flow constraints listed above, only the resonant controllers are used in the steady-state operation, and the feed-forward, active damping and proportional




Figure 10.7: Circuit and control block diagram of the DVR (placed in a 20 foot container), and the experimental power system test setup.

components are not implemented. Note that the consequence of the loss of the proportional gain and active damping is a loss of control over the damping of the system. The DVR also does not have any additional series resistance to damp any LC resonance. However, as illustrated in Chapter 5, the main contributor to resonance problems is the excitation provided by the feed-forward component. As this component is not implemented in steady-state, many of the resonance problems do not exist, and this is investigated further in the following section using the control model developed in Chapter 4.

10.3.1 Proposed Additional Selective Voltage Harmonic Control

To add voltage harmonic compensation to the DVR system the converter must now switch continuously, instead of only when sags occur. Therefore, the standby mode must be revised to accommodate this change. For most DVR systems this will have little effect on the device conduction losses, but the additional switching losses must be traded against any power quality sayings and possible reduction in downstream line and load losses by virtue of the reduced harmonics.

As identified before, it is critical that the harmonic compensation scheme has a net real power flow of zero (or very close to zero) at all times. Otherwise, since the system only has a low rated unidirectional power supply, a net power flow out of the converter will deplete the

19.3. DVR WITH VOLTAGE HARMONIC COMPENSATION

available energy stored in the capacitors, and a net power flow into the converter will increase the dc-bus voltage past its ratings and possibly damage the system. To minimize the net real power flow, narrowband resonant based controllers [112] [113] are used to compensate for each selected harmonic, with no proportional term.

which have a high attenuation to any 50 Hz components to minimize disruption to the sag compensation system and the real power flow. Furthermore, it should be noted that any small 50 Hz component left in the controllers will be phase shifted by approximately 90°, and will therefore only demand reactive power (again having no effect on the real power flow).

From Chapter 5 the resonant control lilter is

$$H_n(s) = 2K_{I,n}\omega_c \frac{\cos\phi_n s + (\omega_c \cos\phi_n - \omega_n \sin\phi_n)}{s^2 + 2\omega_c s + \omega_n^2 + \omega_0^2} \quad \text{where} \quad \phi_n = \omega_n \tau_{Delay}. \tag{10.3}$$

The full harmonic feed-back controller (without proportional component) is therefore given by

$$H_{Feed-back}(s) = \sum_{n \in M} 2K_{I,n} \omega_r \frac{\cos\phi_n s + (\omega_c \cos\phi_n - \omega_n \sin\phi_n)}{s^2 + 2\omega_c s + \omega_n^2 + \omega_0^2} \text{ where: } M = \{5,7\}.$$
(10.4)

Figure 10.8a shows the bode plot for the feed-back controller (10.4), as well as for the system plant. From Chapter 4 it is known that changing the value of ω_c provides a compromise between the transient harmonic performance and the stability of the controllers. This is verified once again for the MV DVR by the system bode plot (Figure 10.8b), with a gain margin drop from 14.3-dB to 3.8-dB with f_c set to 0.5 Hz and 1.5 Hz, respectively.

The disturbance rejection simulation of the voltage harmonic controllers is illustrated in Figure 10.9, where the disturbance is taken as the supply voltage (V_{Supply}) and the target is the load voltage (V_{Load}) . This result shows that the controllers have virtually no effect on the fundamental voltage, and they have more than 20-dB of attenuation of the 5^{th} and 7^{th} selected harmonics. But they also have a small effect on supply disturbances around the break point of the LC filter. At this frequency the 1.5 Hz controller has the higher disturbance gain of 8-dB, whereas this gain is less than 2-dB for the 0.5 Hz controller.

The Delta operator based HR digital filters discussed in Chapter 6 were used to implement (10.4) to ensure high accuracy. The total DSP computational time for the feed-back controller is 11 μ s (including digital filters and δ^{-1} operations for all phases at both the 5th and 7th harmonics), which is relatively small compared to the 200 μ s time window that is available at 5 kHz operation (333 μ s for 3 kHz). After optimization of the original controller software (reduced

226

Figure 10.8 shows the frequency response of the stacked 5^{th} and 7^{th} resonant controllers,




Figure 10.8: Simulated open loop frequency response of the (a) voltage harmonic controllers, and (b) the series injection system (both control and plant).

10.3. DVR WITH VOLTAGE HARMONIC COMPENSATION




Figure 10.9: Simulated supply voltage disturbance rejection from the load voltage due to the proposed harmonic controllers.


from over 200 μ s, down to 110 μ s), addition of the feed-back controller $G_1(s)$ and extra rate clamping required a total interrupt execution time of 127 μ s.


10.3.2 Start-up Tests

Figure 10.10 presents the experimentally measured start-up transient responses for both values of f_c . The response of Figure 10.10a (i.e. $f_c = 0.5$ Hz) is much slower than that in Figure 10.10b (i.e. $f_c = 1.5$ Hz), with settling times of 5 cycles and 2 cycles, respectively. The reduced stability margin of the 1.5 Hz version is well illustrated by the large injection overshoot of the first settling cycle in Figure 10.10b.

10.3.3 Steady-State Harmonic Compensation Tests

The steady-state performance of the proposed system is summarized in Table 10.2, and includes results from: (a) a distorted supply voltage; (b) a non-linear load current (which in turn creates a distorted supply voltage); and (c) a combination of the two (i.e. both distorted supply voltage and a non-linear load). For test setup (a), Figures 10.11 and 10.12 show the waveforms and frequency spectrums of the supply and load phase voltages for switching frequencies of 3 kHz and 5 kHz, respectively. The faster switching frequency provides slightly higher attenuation of the 5th and 7th harmonics, however, the overa". THD is similar between the two results due to other remaining harmonics. Figures 10.12, 10.13 and 10.14 show results for test setups (a), (b) and (c), respectively ($f_{sw} = 5 \text{ kHz}$). In all cases the selected 5th and 7th harmonics are significantly





Harmonic Source	Voltage Point	5 th	7 th	THD
Supply Voltage Distortion	Supply	4.7 %	2.1 %	5.2 %
	Load	0.4 %	0.1 %	0.7 %
Non-linear Load	Supply	1.1 %	1.0 %	1.7 %
	Load	0.1 %	0.1 %	0.9 %
Supply Voltage Distortion	Supply	5.8 %	3.1 %	6.7 %
and Non-linear Load	Load	0.5 %	0.3 %	1.2 %

Table 10.2: Steady-state test results of the load voltage harmonics before and after compensation.

10.3. DVR WITH VOLTAGE HARMONIC COMPENSATION

reduced by a factor of 10 (i.e. 20-dB) or more, and the THD is also substantially reduced since these harmonics are the most dominant in the system. Note that compensation has only been incorporated for the 5th and the 7th harmonics in this system, and other higher order harmonics will still exist. This can be seen in Figures 10.13 and 10.14, where the 5th and 7th voltage harmonics are attenuated in the load voltage, but the other low order harmonics such as the 11th and 13th still remain. (Note that shifting to an asymmetrical PWM scheme would double the controller bandwidth and would allow these higher harmonics to be easily compensated using the same switching frequency, as verified with the LV UCPC system. However, the LC filter break point frequency would also need to be increased.)

The simulated disturbance rejection plot for the supply voltage (Figure 10.9) shows that both the 0.5 Hz and 1.5 Hz versions should provide identical attenuation of the selected voltage harmonics. Theoretically, since the VSI is modelled as a linear gain (with compensation for V_{DC}), the resulting attenuation at the selected harmonics should also be independent of modulation depth. In practice, the VSI is not a perfect linear gain due to practical errors and other second order effects. Unlike the experimental UCPC in Chapter 9, the dc-bus voltage (V_{DC}) and the supply voltage (V_{Supply}) are not linked, and therefore they can be used to investigate these effects experimentally.

Figure 10.15 illustrates the practical operation of the DVR with varying modulation depths to compensate for the harmonics presented in test setup (a) (i.e. 5% 5th and 2% 7th supply voltage harmonics). These results were recorded using a HP 35660A spectrum analyzer. Figure 10.15a illustrates the compensation of the system for a varying dc-bus voltage (with all other parameters fixed), such that a larger dc voltage represents a lower modulation depth. The 5^{th} and 7th harmonic levels remain steady within 0.05% for the entire range of results taken, but the voltage THD increases significantly as the modulation depth reduces (i.e. for a higher dc-bus voltage). Figure 10.15b confirms this result by varying the supply voltage from less than 1 kV up to the rated 10 kV, with the dc-bus voltage fixed (the lower the supply voltage, the lower the modulation depth required). Once again the controlled harmonics remain relatively constant, but the THD more than doubles in magnitude as the required modulation depth lowers. These results confirm that whilst the feed-back controller is able to regulate the selected harmonics independently of the DVR injection capability, the larger the injection capability (i.e. a higher de-bus voltage or a smaller transformer ratio) the higher the expected overall THD. Note that in all cases presented, the THD was still significantly reduced from its original value of more than 5%, and this discussion serves only to explore the ideal operating conditions of the system.

280




Figure 10.11: Experimentally measured steady-state voltage harmonic compensation performance in time and frequency domains: Source voltage distortion ($f_{sw} = 3 \text{ kHz}$).




Figure 10.12: Experimentally measured steady-state voltage harmonic compensation performance in time and frequency domains: Source voltage distortion ($f_{sw} = 5 \text{ kHz}$).

10.3. DVR WITH VOLTAGE HARMONIC COMPENSATION




Figure 10.13: Experimentally measured steady-state voltage harmonic compensation performance in time and frequency domains: Non-linear load.




Figure 10.14: Experimentally measured steady-state voltage harmonic compensation performance in time and frequency domains: Source voltage distortion and non-linear load.


The design process for the controllers was presented in Chapter 4, and selected the resonant gain K_I based on the inverse of the required harmonic attenuation. This approximation is experimentally confirmed in Figure 10.16, which shows operation of the DVR with varying values of the resonant gain K_{I} . Figure 10.16a presents the absolute harmonic content for the varying gain, and this is then normalized to the achieved attenuation factor relative to the original supply harmonic in Figure 10.16b. In this normalized plot, the 5^{th} and 7^{th} results (both 0.5 Hz and 1.5 Hz versions) all perform equivalently at each gain tested. More interestingly, a plot of $1/K_I$ is also superimposed on the plot, and very clearly verifies the relationship used for the design process.

In Figure 10.12b it can be seen that some small magnitude harmonics have been introduced in the load voltage (i.e. they do not exist in the supply voltage). During the experimental testing of the DVR under a variety of conditions, harmonics in the 800 Hz to 1000 Hz range were consistently found to appear. Whilst these harmonics were generally only in the order of 0.1%-0.3%, the effectiveness of the 5th and 7th compensation means that in many cases these harmonics became more dominant in the overall load voltage THD. Since this frequency region contains the break point of the LC filter, it seemed logical to conclude that the primary reason for the increase was LC filter resonance, especially since Figure 10.9 had already shown the expected amplification of supply voltage harmonics in this frequency region. However, correlating the disturbance plot in Figure 10.9 with the 17^{th} and 19^{th} supply voltage harmonics in Figure 10.12a (which are in this case the disturbance input to the model), the predicted gain of these disturbances does not match the magnitude of the load voltage harmonics presented in Figure 10.12b. Another source of excitation for this resonance must therefore exist. This source may well be the harmonics generated by the symmetrically sampled PWM switching scheme.

Typically with a switching frequency of 5 kHz or more, the effects of switching harmonics are very minimal. For this system, however, the reference signals are 250 Hz and 350 Hz, rather than the typical 50/60 Hz. Hence the sidebands are spread much wider around the carrier, wide enough to intrude into the lower frequency harmonic region. Open loop PWM simulations with a combined 5^{th} and 7^{th} reference (using the magnitudes required to compensate for the harmonics shown in Figure 10.12) show harmonics of slightly less than 0.1% in the LC break point region, confirming this as the extra harmonic source.

Figure 10.17 presents a plot for the effect on the load voltage caused by disturbances injected at the output of the converter. In this case the disturbance is caused by the switching harmonics discussed. (Note that the low frequency components have an average disturbance rejection of

10.3. DVR WITH VOLTAGE HARMONIC COMPENSATION







Figure 10.15: Experimentally measured results of the DVR with varying. (a) dc-bus voltage, and (b) supply voltage, to highlight the effect of varying the modulation depth.

234




	$K_1 = 12$, $f_c = 0.5$ Hz, $V_{DC} = 600V$				
	· ····	• • • • • • • • • • • • • • • • • • • •	····· . · ·		
	· • ·	···· · • ··· •	. <u>.</u>	· · · · · ·	
		,		-	
	:				
		•			
		-		, , , , , ,	
	· · ·	·····	ş -		
5 VSappiy (KV)	6	ŋ	8	9](


Vsupply versus Harmonic Compensation

(b) Sweep of load harmonics for changing supply voltage (i.e. varying modulation depth).

10.3. DVR WITH VOLTAGE HARMONIC COMPENSATION



(a) Sweep of load harmonics for changing resonant gain K_{I} .



(b) Sweep of load harmonic attenuation for changing resonant gain K_{I} .

Figure 10.16: Experimentally measured results of the DVR with varying gain. Figure (a) shows the actual harmonic content, and (b) is the attenuation relative to the original supply harmonics.




Figure 10.17: Simulated inverter output voltage disturbance rejection from the load voltage due to the proposed harmonic controllers.

less than 0-dB due to the transformer ratio.) This shows that the system is very sensitive to the introduction of disturbances in the LC filter break point region, which is expected since this point is directly connected to the LC filter input. Furthermore, correlation between this plot and switching harmonics already discussed, results in a very similar magnitude of introduced harmonics as shown in Figure 10.12. Whilst further analysis is beyond the scope of this research, it highlights the fact that for optimum overall performance, effects such as the switching scheme, LC filter values, nominal dc-bus voltage and the switching frequency, should be taken into account during the design of the converter parameters (particularly to avoid extra excitation in this region from the converter). Note that the active damping scheme presented in Chapter 4 would also be useful here, although the real power flow constraints mentioned previously will limit its use.

Finally, as discussed in Chapters 3 and 4, selective harmonic compensation creates an equivalent low impedance condition at the selected frequencies (i.e. zero magnitude and zero source impedance). For these tests the effect of voltage compensation on the non-linear load current harmonics was minimal, as expected, since the impedance of the distribution transformer between the DVR and this load is the dominant influence. However, if the harmonic compensated DVR was connected directly to the low voltage side at the load, then there is a possibility for large increases in current harmonics. This particularly refers to voltage stiff non-linear loads (such as the diode rectifier with capacitive dc load used here for the experimental work) where large increases in peak current will occur for very low equivalent impedances at certain harmon-

236

ics (including the 5^{th} and 7^{th}). Therefore, the medium voltage installation presented here is seen as a more practical installation level for the proposed scheme.

10.3.4 Dynamic Sag and Harmonic Compensation Tests

The dynamic tests on the system were conducted using simultaneous harmonics and sags (symmetrical and asymmetrical), and included combinations of distorted supply and linear/nonlinear loads similar to the steady state tests. During the transient events, the combined feedforward/feed-back controller shown in Figure 10.4 was enabled, and hence the system characteristics were changed. In particular the added feed-back proportional component provided some damping of the LC resonance. The control and disturbance plots that apply during these transient events therefore vary from those provided earlier.

Figure 10.18 shows the response of the DVR to a 0.79 p.u. symmetrical sag and a linear load, with the harmonic compensation enabled. The sag compensation scheme can be seen to continue to function as expected, and the harmonic compensation settles within about two fundamental cycles with an f_c of 1.5 Hz. Note that as a part of the sag, the harmonic magnitudes will also typically vary, and hence a transient is seen in the harmonic compensation. As with the previous start-up transient (Figure 10.10b) a small overshoot is seen during the first fundamental cycle when the larger value of f_c is used.

Figures 10.19 and 10.20 show results for the compensation of another symmetrical sag, but this time with a non-linear load (Figure 10.19 also includes voltage harmonics in the supply). For these results a smaller f_c of 0.5 Hz is used to allow comparison with the previous results. The response time to the transient is visibly slower, but has no initial overshoot. Note that as with the steady-state results in Figures 10,13 and 10.14, some harmonics still remain as only the 5^{th} and 7^{th} harmonics are targeted for compensation.

The final results in Figure 10.21 are for an asymmetrical sag with a linear load. At the low voltage terminals of the programmable supply a 0.63 p.u. single-phase sag was created, which became a shallower two-phase sag on the medium voltage side of the star-delta transformer. Once again the sag is compensated as required, with a small harmonic overshoot created due to the 1.5 Hz cut-off frequency used for this result.

10.3. DVR WITH VOLTAGE HARMONIC COMPENSATION







Figure 10.18: Experimentally measured results of the DVR with 5^{th} and 7^{th} voltage harmonic compensation for a dip with supply voltage harmonics and linear load.



compensation for a dip with supply voltage harmonics and non-linear load.

Figure 10.19: Experimentally measured results of the DVR with 5^{th} and 7^{th} voltage harmonic








Figure 10.21: Experimentally measured results of the DVR with 5^{th} and 7^{th} voltage harmonic compensation for an un-symmetrical dip with supply voltage harmonics.

10.4. SUMMARY

10.4 Summary

This chapter has verified the application of P+Resonant selective harmonic compensation to a medium voltage connected series topology. The experimental results provide harmonic attenuation equivalent to the low voltage results presented in Chapter 9, verifying that stationary frame linear controllers can easily be applied to medium voltage systems. The 10 kV DVR prototype was tested under a range of steady state and transient conditions containing harmonics in the supply voltage. Both linear and non-linear loads were tested, as well as combinations of symmetrical and asymmetrical voltage sags. The work has extended the capabilities of the DVR to include harmonic voltage compensation, with minimal (if any) alterations required to the existing hardware system, and also without affecting the operation of the sag compensation control.

The resonant controllers were implemented and successfully tested for sample frequencies of 3 kHz (less than a third of that used for the LV UCPC) and 5 kHz, confirming the operation of the proposed scheme for lower sample frequency operation. Chapters 6 and 9 investigated the operation of delta based IIR digital filters on fixed-point implementations, and they have now also been shown in this chapter to be suitable for floating-point operation.

Steady-state testing of the medium voltage system, over a wide range of operating parameters, has verified experimentally the relationship between the harmonic attenuation and the resonant gain used in the design of the controllers. These tests have also confirmed the ability of the controllers to provide consistent narmonic attenuation, irrespective of the operating modulation depth, with the overall voltage THD only varying slightly due to the small increase of other harmonics under some operating conditions. However, the overall load voltage THD was still significantly lower than the original supply voltage under all cases tested.

 $\mathbf{240}$

.

Chapter 11

Conclusion

Custom Power technologies have now been of interest for more than a decade, and are becoming This thesis describes the design and application of a Universal Custom Power Conditioner, ations in fundamental magnitude, harmonics, unbalance, sags, swells, phase jump, and flicker. For the supply current, both harmonics and unbalance can be compensated. The work has focused particularly on the control aspects of the UCPC in order to provide improved performance compared to existing systems, and to allow a broader application to address both more types of Power Quality problems and single-phase systems. The control aspects explored include linear control techniques, digital implementation, and the integrated control of the converter protection systems. Each of these aspects has provided contributions to the field of power electronics, which are applicable not only to the UCPC, but also to a wider range of applications.

more widely used as the financial burden of Power Quality phenomena on industrial and commercial electrical consumers increases. Most commercially available Custom Power applications for power distribution networks are either shunt or series converter based, but are rarely both. Existing systems reported in the literature are yet to take full advantage of the capability of the combined active series-shunt topology to simultaneously compensate for a broad selection of the Power Quality problems, and most control systems are only applicable to three-phase systems. or UCPC. The UCPC is capable of simultaneously compensating for Power Quality problems in both the load voltage and the supply current. For the load voltage it can compensate for devi-

This concluding chapter presents a summary of the main findings and outcomes of the thesis, as well as some discussion of possible future work.

11.1 Summary of the Work

11.1.1 The Universal Custom Power Conditioner (UCPC)

The thesis has presented an extended development of the Universal Custom Power Conditioner. The UCPC is a single Custom Power device suitable for broad compensation of Power Quality problems, and can achieve improved steady-state voltage compensation compared to existing systems. It is designed for insertion into either low or medium voltage radial systems, on either three-phase or single-phase networks. A fully digital implementation is preferable to allow for future upgrades, flexibility, and to avoid the aging drift effects seen in analog systems.

In this work, both the series and shant converters of the UCPC are rated for only 0.5 p.u. of the protected load, and therefore cannot compensate for very deep sags and interruptions. Despite this, the UCPC is still expected to be able to protect the load for up to 85-90% of sag events. This is because the majority of predicted sags occur within the range of the device, and also because most loads can withstand any shallow sags that remain because of incomplete compensation. The ratings and load sag protection limitations of the UCPC has been investigated with respect to sag depth, phase jump, load power and angle, and stored energy limitations. The placement of the UCPC in the network was also investigated in order to achieve maximum protection from Power Quality phenomena.

The control system that has been developed for the UCPC consists primarily of stationary frame linear controllers which, unlike synchronous frame controllers, provide for the option of either single- or three-phase operation. Separate P+Resonant feed-back controllers are used for the series converter to attenuate each selected harmonic (including the fundamental) by feedback directly from the load voltage. The low computational overheads of this control technique allow many harmonic controllers to be easily implemented. This is the first reported application of the stationary frame P+Resonant controller for use with the series injection topology. The use of selective harmonic feed-back control of the load voltage is also an original contribution for the series topology. In addition, an active damping scheme was presented for use with the series topology, to damp the resonance effect arising from the output LC filter of the VSI. An analytical model for the series system was developed, and used in conjunction with an original design methodology to determine the hardware and control system parameters of the system.

11.1. SUMMARY OF THE WORK

11.1.2 Stationary Frame Signal Extraction

This research has developed a new stationary frame active filter signal extraction control block, building on techniques that were used to develop the P+Resonant controller. This work achieves an exact stationary frame equivalent to a high-pass filter placed in the d-q reference frame, and is called the StatRF. The proposed scheme has significant computational advantages, and does not require a sine table. Due to its exact equivalence, the StatRF can also be used as a convenient simulation block for existing synchronous frame extraction controllers. However, as with its synchronous frame counterpart, the StatRF only removes the positive sequence fundamental component, leaving both the harmonics and negative sequence components in the output signal. This cross-coupling hetween the phases means that the controller is not applicable for singlephase systems. To resolve this problem, two different methods were used to develop single-phase versions of the StatRF. This work showed that the single-phase equivalent is very closely related to the narrowband notch, and using an approximate conversion technique the outcome actually becomes a narrowband notch.

11.1.3 Digital Implementation

The next part of the work applied delta operator based Infinite Impulse Response (IIR) digital filters to implement the proposed stationary frame controllers on a 16-bit fixed-point DSP. This work investigated the problems associated with using the common approach of shift-based IIR digital filters, as well as using the alternative of Finite Impulse Response (FIR) digital filters. For 16-bit fixed point operation IIR filters were shown to diverge from their continuous prototypes as the sample frequency increased, while FIR filter were found to require an unrealistic number of taps to maintain a close relationship with their continuous counterpart for the narrowband types of filters required with the UCPC system. Reduced tap numbers might be suitable for the P+Resonant controller in applications where the aim is only to obtain a high gain at the selected frequency. However, correct signal cancellation between the forward and cross-coupled signals is critical to the StatRFs operation, and hence the FIR approach cannot be used.

Delta based IIR digital filters were then identified as potentially alleviating the problems presented by these typical approaches, and a detailed review of the method was presented. To the author's knowledge, this is the first reported application of delta based IIR digital filters for real-time control of converter applications. The effectiveness of the delta approach was verified for both the P+Resonant and StatRF controllers. The design (i.e. coefficient and parameter selection) and implementation (i.e. overflow control, truncation compensation, and fixed-point scaling) were examined and discussed for fixed-point implementations. For the StatRF implementation the shift IIR filter was shown to only be feasible with a 20-bit coefficient word length, whereas the deita IIR still operated with a coefficient resolution as low as 6-bit. Nearly all existing DSPs dedicated for use with power converters are fixed-point, and therefore the recognition of the delta IIR filter's advantages for converter control implementation is of significant importance for a wide range of high performance converter applications - especially those using the stationary frame controllers discussed in this work.

11.1.4 Protection

The fourth contribution of this thesis is the development of an integrated protection scheme for the series portion of the UCPC. The protection of shunt converters is straightforward and well known, but the application of the same approach to the series topology can lead to disastrous results. The series protection problem has been previously identified by other researchers, but was only more recently addressed in detail in the literature. This thesis identifies and addresses several problems with the approach described by Moran et al. [101]. In contrast, the series protection control proposed in this work integrates both software and hardware components. This ensures a continuous, and appropriately rated, current path under fault conditions, startup, stand-by, shut-down, and recovery from faults, as well as providing redundancy in the protection system. The series protection scheme was verified using both simulation and under experimental short-circuit conditions.

11.1.5 Experimental Verification Processes

The last step of the research program was the experimental verification processes. The UCPC was thoroughly tested experimentally using a low voltage prototype. A dedicated controller board was developed for use in the system, and is now also used by other researchers across the globe (including Australia, U.S.A., Nepal, Singapore and Korea). The series component was also experimentally verified on a medium voltage (10 kV) prototype system. To the author's knowledge, this is the first reported experimental system which incorporates series active voltage harmonic compensation at medium voltage levels.

11.2. SUGGESTIONS FOR FUTURE WORK

Suggestions for Future Work 11.2

11.2.1 Multi-level Implementations

This research has assumed the use of a typical two-level VSI for both the series and shunt converters in the UCPC. For medium voltage applications a relatively large power rating is likely to be required for many suitable network placement options. For this reason, the medium voltage experimental system was also verified at switching frequencies as low as 3 kHz. However, even this frequency may not be sufficiently low for some higher power applications when using a two-level VSI. Multi-level converters offer a possible alternative, and have become a popular research topic in recent years for higher power applications. Multi-level converters have already been applied to shunt active filters [161] [162] [163], and been applied also to a Universal Power Conditioner using back-to-back five-level diode-clamped VSIs [71]. For series applications it has been established that for the majority of the time the converter will run at a low modulation depth, and this can cause balancing and utilization problems for diode-clamped converters. This problem has initially been investigated by Tolbert et al. [71], but further investigation is required. The UCPC back-to-back application of cascaded, capacitor-clamped, and hybrid multilevel topologies also needs investigation to quantify the problems which may exist, and to compare the advantages and disadvantages of each topology for the implementation of the type of UCPC presented in this work.

11.2.2 Further Experimental and Control Investigations

The medium voltage experimental system discussed in this thesis only investigated the series section of the UCPC. Further work is needed to extend this medium voltage experimental system to the full UCPC series-shunt topology. Investigation into the problems associated with using the PCR algorithm in conjunction with a connection transformer also needs to be undertaken, or another suitable current regulation scheme chosen. Higher power testing of the medium voltage system is also desirable.

The experimental work so far has been based on three-wire systems. A next step could be to experimentally apply the UCPC to both four-wire and single-phase systems. The medium voltage system verified that the series controller can control each phase independently, but the effect of having a fluctuating supply to the dc-bus under single-phase conditions needs to be considered (i.e. in contrast the power flow of a three-phase system is constant). The most likely application for the UCPC on single-phase systems is for compensation of SWER (Single Wire

CHAPTER 11. CONCLUSION

Earth Return) lines, but these are nearly always very weak systems, and the robustness of the PCR algorithm on such systems has been noted as being of some concern. Further work on this problem is currently being undertaken at Monash University [14]. For four-wire systems the experimental low-voltage UCPC that was developed already contains the majority of the control and hardware functionality (e.g. four-phase leg converters and wiring) required to begin testing, and this is left as a starting point for future work.

The feed-forward component of the series controller could also be replaced with a deadbeat voltage controller. Whilst this would introduce additional stability considerations, it may also reduce the LC filter resonance problems and make the active damping scheme redundant. To reduce the size and cost of the system slightly, the shunt soft start contactor (but not the isolation contactor) could also be removed, and the soft start operation undertaken by the series converter. However, further work needs to be done to consider ways of achieving this without affecting the load voltage (i.e. by using phase offset voltage mjection).

11.2.3 UCPC Network Application Research

This research has approached the UCPC application from a power electronics control perspective, and has therefore had little focus on the power system aspects of such an installation. The preferred placement of the UCPC was discussed, but before an installation could be considered in practice, more detailed simulation investigations into the wider network affects of the UCPC are required. This work would include investigations into the effects of the UCPC on the network protection coordination, as well as a grid simulation which takes into account the entire surrounding network. For this simulation the analytical series model presented in this work is ideal, but it still requires the development of an equivalent model for the shunt converter system.

The insertion of the UCPC into the distribution system also has small loss implications for the network, due to losses in both the converters and the passive components. It is expected that a reduction in Power Quality problems is likely to reduce the losses in the network (especially the reduced harmonic content) and this loss reduction could be offset against the UCPC losses. However, a detailed investigation into this trade-off would be necessary to assess the net impact and long term financial justification of the UCPC.

11.2.4 Effects of PWM on Closed-loop Linear Controllers

The medium voltage system investigation used the series analytical model to create a disturbance plot of the sensitivity of the load voltage to disturbances at the output of the converter. This

11.3. CLOSURE

plot was used to consider the mitigation of PWM switching harmonics into the load. PWM is now a very mature field, and the switching harmonics produced by power converters can be easily determined for open loop operation using both switched simulations, and by pre-calculated analytical equations [43]. However, the exact correlation of this work with closed loop systems remains unclear. With further research, the use of this type of disturbance plot should provide a useful link between this wealth of knowledge and the knowledge base of linear closed loop converter controllers.

11.3 Closure

The high precision and fast transient response requirements of Custom Power applications has attracted interest from many power electronics researchers over the last couple of decades. The aim of simultaneously compensating for a broad range of Power Quality phenomena has directed the work presented in this thesis towards finding new technologies to make this goal more realistically achievable.

New stationary frame control techniques have been developed with reduced practical overheads and improved performance, and previously developed stationary frame controllers have been applied in a new application. Digital control aspects have been investigated in detail, and new techniques applied to the digital control of power converters. A scheme for the integrated control of protection systems for the series topology has also been proposed. Whilst these contributions have been developed to achieve the ultimate goal of this research – to compensate for Power Quality phenomena – the potential for their broader application is clear. For example, the series protection scheme has already been used and referenced by several other research groups [60] [132]. Furthermore, during the course of this research work, the delta IIR has already been further applied to a power conditioner for traction systems, a stat-com, a UPS, and in renewable energy power conversion applications. This diversity of new applications using the contributions of this thesis is expected to continue.

Appendix A **Power Quality**

This appendix is a review of Power Quality and is expanded from the summary presented in Section 2.1 for readers requiring further background information in this field.

The research in this thesis focuses on the development of a Custom Power system to compensate for a variety of Power Quality issues in a single unit. But what is Power Quality? Which of these phenomena are important?; why?; and what are the consequences to both the consumer and the utility? What is the probability of such phenomene occurring? What limits must Custom Power devices achieve, and which of these targets on each phenomena are mandatory er recommended? This section answers these questions, and provides background information on Power Quality to outline the research goals for the design and final implementation. Power Quality is also littered with vague, differing, and misused terminology, and therefore this section will define such terms for use in this research, to ensure the clarity of discussions.

A.1 Power Quality and the Consumer

There are many definitions of the terms "Power Quality" (and "Quality of Supply"); the following definition given by Dugan et al.[18] may be said to be the most general and appropriate definition:

A Power Quality problem is "any power problem manifested in voltage, current, or frequency deviations that results in failure or misoperation of customer equipment."

Power Quality issues such as waveform distortion, transients, voltage flicker, unbalance (also imbalance[18]), and voltage variations affect the consumer and supplier in three ways: damage. nuisance and economics. Damage may come from extra heating and fire in conductors due to harmonics, over-voltages outside the rated values of installed components, motor vibration, and

other sources. Nuisance includes light flicker, tripping of microprocessor based appliances, communication noise (including telephones and T.V.s), and added audible noise from components such as transformers. Economic impacts arise from the replacement of damaged items (including components with reduced life spans due to Power Quality issues), lost production time (due to supply outages/sags), errors in the measurement of power flow used by the power distribution companies to charge their clients, to name a few. This financial cost to the consumer and/or supplier, as well as mandatory Power Quality standards, are the major driving force for the purchase and installation of Custom Power solutions.

Terminology and Classification A.2

Many variations of terminology exist for Power Quality phenomena. The terminology and classification provided in Table A.1 [18] has been chosen for this thesis.

Only types 2 through 6 are discussed in the following sections, as these are the Power Quality events to be compensated for in this research. Type 1 events (such as voltage spike transients) are not included as they are generally faster than the bandwidth of the power electronic solutions discussed in this research, and are usually clamped using varistors, or other similar methods. Power system frequency variations (type 7) are also not compensated, as the influence of Custom Power applications on the grid is not significant enough to be able to vary this quantity (unless the chosen topology fully decouples the supply and load – which is not the case in this research).

The definitions used in the classifications are based on the IEEE (The Institute of Electrical and Electronics Engineers) and other U.S.A. based standards organizations' publications[18]-[21], and examples of each type are illustrated (Figure A.1).


Further terminology clarification is required for the description of the voltage levels. For this research work, Low Voltage (LV) is used for distribution systems and consumer reticulation between 110 V and 415 V, Medium Voltage (MV) is used for distribution voltages between 6.6 kV and 22 kV, and High Voltage (HV) is used for 66 kV and higher for distribution and transmission systems. The research focuses only on LV and MV radial installations.


A.3 Power Quality Standards


The serious and widespread nature of Power Quality problems has led to the development of a wide range of standards by professional bodies worldwide. The majority of the existing standards are either IEC or IEEE, with other well known standards from Semiconductor Equipment and


A.3. POWER QUALITY STANDARDS

Classification Type		Ciassification Sub-Ty	
Type 1: Transients		Impulsive transient	
		Oscillatory transient	
Type 2:. Long-duratio	n voltage variations	Over-voltage	
میں براہ ہے۔ میں براہ ہے جاتے ہیں اور	an a	Under-voltage	
		Sustained interruptions	
Type 3: Short-duratio	n voltage variations	Interruption	
ومسترح والمراجع المالية والمناد والمسترين ويسترونون وي		Sags (dips)	
محمد الناري من المراجعة التي المحمد المراجع الم		Swells	
Type 4: Voltage unba	lance		
Type 5: Waveform dis	stortion	dc offset	
		Harmonics	
		Interhamonics	
··		Notching	
		Noise	<u></u>
Type 6: Voltage fluctu	uations	Voltage flicker	
Type 7: Power freque	ncy variations		
Table A.1: Catagorics	of power system Pow	er Quality phenomena [1	8j.
	Ip.u Ip.u Ip.u Time (sec) Type 2 example		
Time (see)	Ip.u -Ip.u Time (sec)		
Type 4 example	Type 5 examp	le Type 6	ex









uple

Materials International (SEMI), Information Technology Industry Council (ITIC), and American National Standards Institute (ANSI). Such standards are important as they determine target performance levels for Custom Power devices. Also, some standards provide information and sample data regarding the ways of testing the suitability of Power Quality solutions such as Custom Power devices (i.e. [19] and [20]). Due to the large quantity of Power Quality standards available, only those which affect the design choices of the Custom Power device described in this research will be reviewed here. These include: the Victorian Distribution Code [26]; IEEE and IEC standards relating to harmonics [21] [164], voltage sags [19] [20] [165], voltage unbalance [166], and flicker [34] [167]; and the ITIC (replaces CBEMA-Computer and Business Equipment Manufacturers' Association) curve [165] [168] and SEMI standards [169][170]. Each of these are discussed below in their respective classification sections.

A.4 Short-Duration and Long-Duration Voltage Variations (Types 2 and 3)

The most obvious Power Quality issues for many consumers are long and short duration voltage fluctuations which cover both classification types 2 and 3 (Table A.1). In some instances the terms interruption, outage, sag, dip and undervoltage are used somewhat interchangeably, and therefore to maintain the clarity in the discussions that follow, these terms need to be more accurately defined¹. Once again the definitions from the text by Dugan et al.[18] will be utilized, and have been summarized in Figure A.2. All events shorter than 60 seconds are defined as type 3 short-duration, whilst all events past this limit are type 2 long-duration.

The voltage variation problem may be viewed from three perspectives: the susceptibility of equipment to such variations; the probability of these variations occurring; and the compatibility of equipment with its installation, based on the first compensations.

A.4.1 Equipment Susceptibility

Equipment known to be susceptible to voltage variations includes (but is not limited to) Personal Computer (PC) equipment, PLCs, Variable Speed Drives (VSD), ac relays, motor starters and High-Intensity Discharge (HID) lamps [18] [20] [165] [171] [172]. Table A.2 provides example

A.4. SHORT-DURATION AND LONG-DURATION VOLTAGE VARIATIONS (TYPES 2 AND 3) 23




Figure A.2: Diagrammatic classification of long (type 2) and short (type 3) duration voltage fluctuations.

voltage tolerances for some of these devices [20]. The values in each entry give the time for a full interruption and/or the steady state voltage that will cause the device to fail or misoperate, respectively. This data shows that it is plausible for a sag of only 1 or 2 cycles to cause misoperation of some equipment, and steady state voltages of only 80% of the nominal can also cause problems.


The reason for the susceptibility of equipment varies greatly depending on the type of device, and the more common examples follow. The temporary failure of many forms of electronic equipment during a sag is commonly due to insufficient voltage on the dc capacitors, and many devices will become significantly more susceptible to sags as the steady state voltage drops [173]. This is because the energy storage of a capacitor is proportional to the square of the voltage $(\frac{1}{2}CV^2)$, and a drop of 20% in the steady state voltage will result in a 36% loss in the stored energy available to 'ride through' a sag. The susceptibility of VSDs (and other similar equipment) can also be due to over-current tripping, which arises from the reduced supply voltage causing the VSD to draw more cutrent to feed its constant power load [22] [27]. Note also that it becomes even more susceptible when the drive is running closer to its rated power

254

¹Note: The terms 'sag' and 'dip' are interchangeable (dip is used in the IEC standards), and only the term 'sag' will be used hereafter. Sag values will always be provided as a ratio of the nominal value (not the percentage drop caused by the sag). For example a sag which causes a 10% drop from the nominal voltage is noted as a 0.9 p.u. (or 90%) sag.

APPENDIX A. POWER QUALITY

	·	Voltage Toleranco			
Equipment	Upper Range	Average	Lower Range		
PLC	20ms, 75%	260ms, 60%	620ms, 45%		
PLC Input Card	20ms, 80%	40ms, 55%	40ms, 30%		
5 h.p. ac Drive	30ms, 80%	50ms, 75%	80ms, 60%		
ac Control Relay	10ms, 75%	20ms, 65%	30ms, 60%		
Motor Starter	20ms, 60%	50ms, 50%	80ms, 40%		
Personal Computer	30ms, 80%	50ms, 60%	70ms, 50%		



during the sag, and at both rated speed and rated load a two cycle sag of only 0.75 p.u. could trip the drive [27]. For control relays, many are "sealed in by their own contacts", and are likely to drop out with an interruption of only half a cycle or more [174]. Some high pressure sodium HID lamps can also have their arc extinguished with an interruption of less than a cycle; and new lamps are susceptible to steady voltages of 75%, with this value deteriorating quickly with age [171]. Once the arc is removed, the lamp takes several minutes to turn back on, which is highly undesirable for situations such as car park security lighting.

As well as voltage magnitude, the voltage phase is also quite important for some loads. Susceptible loads are primarily grid connected thyristor rectifiers including some VSDs and Static Var Compensators (SVC) [22] [27] [65]. A voltage phase jump is associated with many voltage sags and should be considered for compensation depending on the type of load.

A.4.2 Event Probability

The probability of sags and other Power Quality events occurring depends on such a high number of known/partially known/unknown variables for each site that a purely theoretical calculation is impractical. An extensive study was undertaken by Electrical Power Research Institute (EPRI) which measured 222 distribution feeders across the U.S.A. for two years from June 1993. This data is included in the IEEE Standard 1346[20], and a normalized version of that data is presented in Table A.3. This data shows that nearly half of all sags are in the 0.8-0.9 p.u. range, with high proportions of the remaining sags in the 0.7-0.8 p.u. and 0.6-0.7 p.u. ranges. A total of 78% of sags are 0.6 p.u. and higher. Also, most of the sags (72%) were

AND 3)

		Time	in	seconds	· · · · · · · · · · · · · · · · · · ·	
Magnitude	0.0 < 0.2	0.2 < 0.4	0.4 < 0.6	0.6 < 0.8	≥ 0.8	Totals
80% - 90%	35.9 %	5.6 %	2.4 %	1.0 %	4.2 %	49.0 %
70% - 80%	15.3 %	1.4 %	0.8 %	0.4 %	1.0 %	18.9 %
60% - 70%	7.8 %	1.2 %	0.4 %	0.2 %	0.4 %	10.0 %
50% - 60%	4.6 %	0.8 %	0.2 %	0.2 %	0.2 %	6.0 %
40% - 50%	2.8 %	0.4 %	0.2 %	0.2 %	0.2 %	3.8 %
30% - 40%	2.0 %	0.4 %	0.2 %	0.0 %	0.2 %	1.9 %
20% - 30%	0.8 %	0.2 %	0.2 %	0.0 %	0.0 %	1.2 %
10% - 20%	0.8 %	0.2 %	0.2 %	0.0 %	0.2 %	1.4 %
0% - 10%	2.0 %	0.6 %	0.2 %	0.0 %	4.2 %	7.0 %
Totals	71.9 %	10.8 %	4.8 %	2.0 %	10.6 %	100.0 %

Table A.3: Normalised average voltage sag data from EPRI study incorporating 222 distribution feeders for 2 years. Nominal value is 50.2 events per site per year. (Adapted from IEEE Std 1346:1998).


less than 0.2 seconds. The average total number of sags per site per year was 50.2. This is nearly one per week


Whilst this data will not provide a true indication of the probabilities of events at a new site elsewhere, it does provide a general overview as to where the more common problem areas lie. It also allows for rough estimates to be made on the likely annual effect of voltage sags on consumer equipment, once the susceptibility data is obtained for the device. This comparison is known as the compatibility of the device and is discussed in the following subsection.

A.4.3 Equipment Compatibility

The compatibility of equipment with its supply quality must be considered, and a decision made as to whether the equipment should be upgraded, or alternatively, if the supply quality issue should be addressed. In many instances the option of upgrading multiple pieces of equipment would be too costly, and a single solution to improve the Power Quality of the site (or a portion of the site) is pursued. Custom Power devices are one of many options. This work focuses on Custom Power solutions which only work to improve the high probability ranges listed above, resulting in a more financially viable Power Quality solution which encompasses problems of

A.4. SHORT-DURATION AND LONG-DURATION VOLTAGE VARIATIONS (TYPES 2






types 2 through 6.

The compatibility of equipment with its supply can be ascertained by the use of coordination charts outlined in IEEE Standard 1346 [20]. These are simply the combination of the equipment susceptibility limits and the sag event probabilities presented in a graphical form (e.g. Figure A.3), and will be used later in the thesis to show the advantages of this work in reducing the compatibility problems.

Recommendations have been set down by the ITIC [165] [168] and SEMI [169] [170] for the design of equipment with regard to voltage sag immunity; but these are rarely achieved due to increased cost [175]. From the utility supply perspective in Victoria, the Victorian Electricity Distribution Code [26] governs the voltage variations which may occur without penalty to the utility. Figure A.4 presents the ITIC, SEMI and the Victorian Electricity Distribution Code in a single graph to highlight the gap between these standards. The graph shows that the utility can produce voltage variations, without penalty, which will cause possible temporary failure of equipment adhering to the ITIC or SEMI standards².

A.5. VOLTAGE UNBALANCE (TYPE 4)



Voltage Unbalance (Type 4) A.5

Voltage unbalance (also imbalance [18]) can be defined in three ways: (1) "the ratio of the negative sequence and the positive voltage component"; (2) "the ratio of the difference between the highest and the lowest magnitude", and (3) "the average of the three voltage magnitudes; and the difference between the largest and the smallest phase difference between consecutive phases" [22]. These descriptions can therefore be termed 'negative sequence unbalance', 'magnitude unbalance' and 'phase unbalance', respectively [22]. For four-wire systems voltage unbalance is both the negative and zero sequence components, but for three-wire systems (where zero sequence does not exist) it is simply the negative sequence component. Whilst, theoretically, some voltage unbalance also occurs during type 2 sags caused by unbalanced faults (i.e. single and two phase faults), the type 4 voltage unbalance particularly refers to the steady state variations caused by unbalanced loads and other power system asymmetries. The Victorian Distribution Code specifies a limit of 1% on the negative sequence component [26].

Unlike the instant recognition by consumers of type 2 and 3 voltage variations (when their computers and lights go out temporarily) the effects of voltage unbalance and waveform distortion are typically less obvious, although not necessarily less important. The most dominant

Figure A.4: Comparison of ITIC curve and limits specified by the Victorian Distribution Code.

²The SEMI F47 standard does not include overvoltage limits, and notes this lack due to the "extremely low number of" interruptions caused to semiconductor equipment by this category [169].

effect of voltage unbalance is the reduction in the life of motors due to increased heating and vibrations [22] [23] [24] [25], and also the reduction in developed torque [22] [23]. Voltage unbalance of 1% on an induction machine can cause a loss of life of more than 5%, but with an unbalance of 2% or 4% this loss of life increases significantly to 22% and 64%, respectively [23]. For VSDs, and other equipment using three-phase diode rectifiers with capacitive filters on the dc side, small amounts of voltage unbalance can lead to large even harmonic currents. This in turn can cause equipment to trip on over-current [22] and introduces further problems as discussed in the following section.

A.6 Waveform Distortion (Type 5)

Harmonic (or waveform) distortion is becoming an issue of great concern with increased use of non-linear loads. Some common examples of polluting loads are: VSDs, Switched Mode Power Supplies (SMPS) used in computers and other electronic equipment, saturation of magnetic components, are furnaces, and lighting ballasts. For individual devices (below 16A) the IEC 61000-3-2 (AS/NZS 61000.3.2 in Australia) [164] states the harmonic current limits for different classes of equipment. This standard is only valid for new equipment (not pre-existing equipment), and still allows relatively high levels of current distortion from some classes of equipment.

Harmonics are known to have caused the malfunction of devices such as VSDs [27], capacitors [28], circuit breakers [29], fuses [29], conductors, electronic equipment, lighting, metering [30], protective relays, rotating machines [23] [25], solid state relays, static reactive power compensators [31], telephone communications [32] [33], and transformers. The causes of malfunction include: increased heating, increased dielectric stress, shifted voltage zero crossings, higher di/dt, increased magnetic fields and capacitive coupling, and increased vibration. Additional heating is a particularly important problem as it may create safety problems with the possibility of starting fires due to overheating cables and other devices. Diode rectified loads are also likely to cause 'flat-topping' of the voltage waveform, which describes a reduced peak voltage. The consequence of this common occurrence is a reduction of the dc bus voltage in other electronic equipment, which increases susceptibility to voltage sags [173] (as previously discussed). Both the IEEE 519 Standard [21] and the IEEE Task Force on the Effects of Harmonics on Equipment Report [173] present excellent summaries on the "Effects of Harmonics on Equipment"; therefore further discussion on these well known effects will not be pursued.

The IEEE 519 standard recommends that utilities should regulate the voltage harmonics

A.7. VOLTAGE FLUCTUATIONS - FLICKER (TYPE 6)

on LV systems to 5.0% THD (Total Harmonic Distortion) ³, and that consumers draw current with no more than 5.0% THD [21]. Voltege and current limits are also imposed on each individual harmonic. These limits vary as the short circuit to load current ratio changes, and are made mandatory in Victoria by the governing body, the Office of Regulator General (ORG)[26]. Whilst harmonic limits (and others) are made mandatory for many utilities and their consumers worldwide, utilities in the U.S.A. do not typically monitor the harmonic levels unless a customer raises a complaint or a particular problem arises [176]. This is usually also the case for utilities in Australia.

A.7 Voltage Fluctuations - Flicker (Type 6)

Voltage fluctuations are defined as "a series of voltage changes, or a continuous variation of the r.m.s. voltage" [34]. A common form of voltage fluctuations is 'flicker'; which, as the name suggests, causes some lights (particularly fluorescent lights) to appear to flicker. Variations as small as 0.5% in the 6-S Hz range can cause a visible effect [18]. Flicker causes irritation to consumers working under such conditions, and can even be a trigger for illnesses such as photosensitive epilepsy. Arc furnaces are a major contributor to voltage flicker in distribution networks [13].

In Australia these fluctuations are required to remain within maximum limits⁴. The IEC standards use a variety of measures for voltage fluctuations, which include: short-term flicker indicator, long-term flicker indicator, and the relative voltage change 'd(t)'. Each of these measures and their IEC limits are given in Appendix.

A.8 Summary

This Power Quality review provides further background information to aid design choices to be made for the Custom Power application in this work. A large portion of the discussion was devoted to long and short duration voltage variations (types 2 and 3), as this background information is critical to the design and rating of the series inverter portion of the chosen Custom Power topology (the primary focus of this work). Furthermore, these variations have more obvious financial implications to most consumers, and are likely to provide the major cost

³For consumers with a short circuit to load ratio of less than 20 ⁴Flicker limits in Australia are set by the AS/NZS 61000.3.3 and AS/NZS 61000.3.5 standards, which are relabeled from the IEC 61000-3-3 [34] and 61000-3-5 [167] standards, respectively. The U.S.A. based ANSI C84.1 is used by other countries for the same purpose.

APPENDIX A. POWER QUALITY

justification for installing a Custom Power solution. The review shows that a device capable of protecting sensitive loads from sags down to 0.5 p.u. will be effective in more than 80% of sags and interruption events. Also, since the susceptibility of most equipment will allow for a shallow dip of say 0.8-0.9 p.u. (or even deeper), then to ensure compatibility of these devices to their supply for a 0.5 p.u. sag, only the difference of 0.3-0.4 p.u. is required. This reduced demand on the Custom Power device should further decrease the capital cost. This work investigates systems with maximum voltage injection capabilities of no more than 0.25-0.50 p.u. of nominal.

Steady state Power Quality problems such as voltage unbalance (type 4), waveform distortion (type 5) and flicker (type 6), are more difficult to quantify in purely financial terms. The voltage unbalance and voltage/current distortion can cause premature agoing and increased audible noise in equipment, but these effects are rarely detected (if at all) until years later when a device fails. Safety is also a problem, due to possible fires started by increased heating caused by current waveform distortion (particularly in cables). On the other hand, flicker (type 6) is more related to irritation and health issues for selected people in the community. For these reasons Custom Power devices which compensate for Power Quality types 4 through 6 are important to the consumer, but are more likely to be installed due to the mandatory (or recommended) standards listed in this review; instead of financial incentives.

The review has discussed numerous recommended and mandatory standards which exist for limiting the Power Quality phenomena supplied to consumers, as well as the susceptibility of their equipment to such events. Even with these standards, there is still a large gap between the emission limits and the equipment susceptibility limits. Also, due to financial considerations. these recommendations are in many instances ignored, until such limits are enforced (which is typically only in extreme cases when actively pursued). This issue is predominant in the mandatory limits set down by bodies such as the Victorian Office of Regulator General (ORG). The ORG's Electricity Distribution Code[26] sets out distortion limits for the load current drawn by consumers, such that neighboring consumers (on the same connection) are not affected by the resulting voltage distortion. However, most office buildings contain large numbers of computers or industrial plants with variable speed drives and are unlikely to meet these limits.

Appendix B

Series Parameter Values

Default Series Stability Design Parameters **B.1**

Table B.1 lists the default parameters used for the frequency plots in Chapters 4 and 5 for the investigation into the effects of varying each parameter.

Symbol	Name	Value
V _{Ref}	Reference voltage	190 V _{rm}
V_L	Load voltage	190 V _{rms}
V_S	Source voltage	190 V _{rms}
Kp	Proportional gain	0.25
K _I	Integral gain	10
Ν	Transformer ratio	2
L_F	Filter inductance	$2.0 \ mH$
R_{LF}	Filter inductor resistance	0.05 Ω
C_F	Filter capacitance	$7.5 \ \mu F$
R_{CF}	Filter capacitor resistance	$4.7 \ \Omega$
L_S	Source inductance	$1.0 \ mH$
R_S	Source resistance	0.5 Ω
Levad	Load inductance	5 mH
R _{Load}	Load resistance	10.0 Ω

262

Table B.1: Default design parameters for stability model tests.

B.2. FINAL LV EXPERIMENTAL PARAMETERS

B.2 Final LV Experimental Parameters

Tables B.2, B.3 and B.4 list the parameters used for the final LV experimental system.

Symbol	Name	Value
V _{Ref}	Reference voltage	190 V _{rms}
V_L	Load voltage	190 V _{rms}
V_S	Source voltage	Varies
K _P	Proportional gain	0.25
KĮ	Integral gain	10
K_{AD}	Active Damping Gain	1Ω
Ν	Transformer ratio	2
L_F	Filter inductance	2.0 mH
R_{LF}	Filter inductor resistance	0.05 Ω
C_F	Filter capacitance	$15 \ \mu F$
R _{CF}	Filter capacitor resistance	4.7 Ω
L_S	Source inductance	>1.0 mH
R_S	Source resistance	0.5 Ω
LLoad	Load inductance	Varies
R _{Lond}	Load resistance	Varies

Table B.2: Final parameters used for the LV experimental work.

Selected Frequency
50 Hz (Fundamental)
250 Hz (5 th Harmonic)
350 Hz (7 th Harmonic)
450 Hz (9 th Harmonic)
550 Hz (11 th Harmonic)
650 Hz (13 th Harmonic)

compensation.

n	K_{I}, n	fc	α_0	Δ
1	10	1.5 Hz	2^{13}	$1/32 (2^{-5})$
 5	10	1.5 Hz	2 ¹³	1/8 (2 ⁻³)
7	10	1.5 Hz	2 ¹³	1/8 (2 ⁻³)
9	5	1.5 Hz	2 ¹³	1/4 (2 ⁻²)
11	5	1.5 Hz	2 ¹³	$1/4 (2^{-2})$
13	5	1.5 Hz	2 ¹³	1/4 (2 ⁻²)

Table B.3: Parameters of the delta-based IIR digital filters used for the UCPC series feed-back

Transformer Component	Parameter	Value
	Rated voltage	240 V
	Rated current	35 A
Inverter side winding (Primary)	Rated apparent power	8.4 kVA
	Leakage inductance	842 μ H
	Winding dc resistance	36 mΩ
	Rated voltage	60 V
Grid side windings (Secondary) - 2 identical windings	Rated current	60 A
	Rated apparent power	3.6 kVA
	Leakage inductance	$52~\mu\mathrm{H}$
	Winding de reslstance	9 mΩ
	Rated voltage	110 V
	Rated current	10 A
Tertiary winding (Tertiary)	Rated apparent power	1.1 kVA
	Leakage inductance	174 µH
	Winding dc resistance	71 mΩ
	Magnetizing inductance	220 mH
(usral) Transformer Daramatare (Drimary unformed)	Magnetizing resistance	460 kΩ
Overall Transformer Parameters (Primary referred)	Net leakage inductance	860 μ H
	Net de resistance	144 m Ω

Table B.4: Nameplate and measured specifications of the LV experimental single-phase series injection transformers.

$\mathbf{Appendix}\ \mathbf{C}$

Mathematical Working

This appendix provides additional mathematical working to support the stationary reference frame signal extraction functions (or StatRF) presented in Chapter 5.

C.1 Four-Wire StatRF using Exact Transformation

The following mathematical working is for the derivation of the four-wire three-phase StatRF using a transformation based on the exact Laplace transformation developed in Chapter 5. In the synchronous frame, the high-pass function filter

.

is applied to both the d and q signals, which removes the dc component (i.e. removes the positive sequence fundamental component). By applying the transformation developed in Chapter 5

$$[\mathbf{H}_{\alpha\beta}(s)] = \frac{1}{2} \begin{bmatrix} \begin{pmatrix} +H_{dq}(s+j\omega_0) \\ +H_{dq}(s-j\omega_0) \end{pmatrix} & \begin{pmatrix} +jH_{dq}(s+j\omega_0) \\ -jH_{dq}(s-j\omega_0) \end{pmatrix} \\ \begin{pmatrix} -jH_{dq}(s+j\omega_0) \\ +jH_{dq}(s-j\omega_0) \end{pmatrix} & \begin{pmatrix} +H_{dq}(s+j\omega_0) \\ +H_{dq}(s-j\omega_0) \end{pmatrix} \end{bmatrix}$$
(C.2)

to (C.1), the result is

$$\left[\mathbf{H}_{\alpha\beta}\left(s\right)\right] = \frac{1}{2} \begin{bmatrix} \left(+ \frac{s+j\omega_{0}}{s+j\omega_{0}+\omega_{c}} + \frac{s-j\omega_{0}}{s-j\omega_{0}+\omega_{c}} \right) & \left(+ j\frac{s+j\omega_{0}}{s+j\omega_{0}+\omega_{c}} - j\frac{s-j\omega_{0}}{s-j\omega_{0}+\omega_{c}} \right) \\ \left(-j\frac{s+j\omega_{0}}{s+j\omega_{0}+\omega_{c}} + j\frac{s-j\omega_{0}}{s-j\omega_{0}+\omega_{c}} \right) & \left(+ \frac{s+j\omega_{0}}{s+j\omega_{0}+\omega_{c}} + \frac{s-j\omega_{0}}{s-j\omega_{0}+\omega_{c}} \right) \end{bmatrix}.$$
(C.3)

$$H_{dq}(s) = \frac{s}{s + \omega_c} \tag{C.1}$$

This can be broken up into the sub-functions

$$\left[\mathbf{H}_{\alpha\beta}\left(s\right)\right] = \frac{1}{2} \begin{bmatrix} \mathbf{H}_{\alpha\beta-11}\left(s\right) & \mathbf{H}_{\alpha\beta-12}\left(s\right) \\ \mathbf{H}_{\alpha\beta-21}\left(s\right) & \mathbf{H}_{\alpha\beta-22}\left(s\right) \end{bmatrix}.$$
 (C.4)

Re-arranging these sub-functions gives

$$\begin{aligned} \mathbf{H}_{\alpha\beta-11}(s) &= \left(+ \frac{(s+j\omega_0)(s-j\omega_0+\omega_c)}{(s+j\omega_0+\omega_c)(s-j\omega_0+\omega_c)} + \frac{(s-j\omega_0)(s-j\omega_0+\omega_c)}{(s-j\omega_0+\omega_c)(s+j\omega_0+\omega_c)} \right) (\mathrm{C.5}) \\ &= \left(+ \frac{s^2+\omega_c s+\omega_0^2+j\omega_0\omega_c}{s^2+2\omega_c s+\omega_c^2+\omega_0^2} + \frac{s^2+\omega_c s+\omega_0^2-j\omega_0\omega_c}{s^2+2\omega_c s+\omega_c^2+\omega_0^2} \right) \\ &= \frac{2s^2+2\omega_c s+2\omega_0^2}{s^2+2\omega_c s+\omega_c^2+\omega_0^2} \\ &= \mathbf{H}_{\alpha\beta-22}(s) \end{aligned}$$

and

$$\begin{aligned} \mathbf{H}_{\alpha\beta-12}(s) &= \left(+j\frac{(s+j\omega_0)(s-j\omega_0+\omega_c)}{(s+j\omega_0+\omega_c)(s-j\omega_0+\omega_c)} - j\frac{(s-j\omega_0)(s+j\omega_0+\omega_c)}{(s-j\omega_0+\omega_c)(s+j\omega_0+\omega_c)} \right) (C.6) \\ &= \left(+\frac{js^2+j\omega_cs+j\omega_0^2-\omega_0\omega_c}{s^2+2\omega_cs+\omega_c^2+\omega_0^2} - \frac{js^2+j\omega_cs+j\omega_0^2+\omega_0\omega_c}{s^2+2\omega_cs+\omega_c^2+\omega_0^2} \right) \\ &= \frac{-2\omega_0\omega_c}{s^2+2\omega_cs+\omega_c^2+\omega_0^2} \\ &= -\mathbf{H}_{\alpha\beta-21}(s) \end{aligned}$$

Combining these sub-functions back into matrix form, gives

$$[\mathbf{H}_{\alpha\beta}(s)] = \begin{bmatrix} \frac{s^2 + \omega_c s + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} & \frac{-\omega_0 \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \\ \frac{\omega_0 \omega_c}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} & \frac{s^2 + \omega_c s + \omega_0^2}{s^2 + 2\omega_c s + \omega_c^2 + \omega_0^2} \end{bmatrix}$$
(C.7)

which is the four-wire form of the StatRF in the stationary α - β reference frame presented in Chapter 5.

C.2. THREE-WIRE STATRF USING EXACT TRANSFORMATION

C.2 Three-Wire StatRF using Exact Transformation

For a three-wire three-phase system a reduced α - β \longrightarrow a-b transformation matrix is used to transform the α - β reference frame StatRF (C.7) into the *abc* reference frame (where the c-phase is redundant). The result is then simplified to achieve the form shown in Chapter 5. This is shown as follows:

$$\begin{aligned} \mathbf{H}_{ab}(s) \} &= \begin{bmatrix} 0 & 1 \\ \frac{\sqrt{3}}{2} & -\frac{1}{2} \end{bmatrix} \begin{bmatrix} \frac{s^{2} + \omega_{c}s + \omega_{1}^{2} + \omega_{0}^{2}}{s^{2} + 2\omega_{c}s + \omega_{1}^{2} + \omega_{0}^{2}} & \frac{-\omega_{0}\omega_{c}}{s^{2} + 2\omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2}} \\ \frac{\omega_{0}\omega_{c}}{s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2}} & \frac{s^{2} + \omega_{c}s + \omega_{0}^{2}}{s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2}} \end{bmatrix} \begin{bmatrix} \frac{1}{\sqrt{3}} & \frac{2}{\sqrt{3}} \\ \frac{1}{\sqrt{3}} & 0 \end{bmatrix} \\ &= \begin{bmatrix} 0 & 1 \\ \frac{\sqrt{3}}{2} & -\frac{1}{2} \end{bmatrix} \begin{bmatrix} \left(\frac{s^{2} + \omega_{c}s + \omega_{0}^{2}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2})} - \frac{\omega_{0}\omega_{c}}{s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2}} \right) & \left(\frac{2s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2})} \right) \\ \left(\frac{\sqrt{3}}{\sqrt{3}} & \frac{s^{2} + \omega_{c}s + \omega_{0}^{2}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2})} + \frac{s^{2} + \omega_{c}s + \omega_{0}^{2}}{s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2}} \right) & \left(\frac{2s^{2} + 2\omega_{c}s + 4\omega_{0}^{2}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2})} \right) \\ \left(\frac{\sqrt{3}}{\sqrt{3}} & \frac{s^{2} + \omega_{c}s + \omega_{0}^{2}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2})} + \frac{s^{2} + \omega_{c}s + \omega_{0}^{2}}{s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2}} \right) & \left(\frac{2\omega_{0}\omega_{c}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{c}^{2} + \omega_{0}^{2})} \right) \\ & = \begin{bmatrix} 0 & 1 \\ \frac{\sqrt{3}}{2} & -\frac{1}{2} \end{bmatrix} \begin{bmatrix} \frac{s^{2} + \omega_{c}s - \sqrt{3}\omega_{0}\omega_{c} + \omega_{0}^{2}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2})} & \frac{2s^{2} + 2\omega_{c}s + 2\omega_{0}^{2}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2})} \\ \frac{s^{2} + \omega_{c}s - \sqrt{3}\omega_{0}\omega_{c} + \omega_{0}^{2}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2})} & \frac{2\omega_{0}\omega_{c}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2})} \\ \frac{s^{2} + \omega_{c}s - \sqrt{3}\omega_{0}\omega_{c} + \omega_{0}^{2}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2})} & \frac{s^{2} + \omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2}}{\sqrt{3}(s^{2} + 2\omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2})} \end{bmatrix} \\ & = \begin{bmatrix} \frac{s^{2} + \omega_{c}s + \frac{\omega_{0}\omega_{c}}{\sqrt{3}} & \frac{s^{2} + \omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2}}{\sqrt{3}} & \frac{s^{2} + \omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2}}{\sqrt{3}} & \frac{s^{2} + \omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2}}{\sqrt{3}} \\ & \frac{s^{2} + \omega_{c}s + \frac{\omega_{0}\omega_{c}}{\sqrt{3}} & \frac{s^{2} + \omega_{c}s + \omega_{0}^{2} + \omega_{0}^{2}}{\sqrt{3}} & \frac{s^{2} + \omega_{c}s + \omega_{0}^$$

Single-Phase StatRF using Approximate Transformation **C.3**

The following mathematical working is for the derivation of the single-phase StatRF using the approximate low-pass to band-pass transformation. (Note that the derivation of the single-phase StatRF using the combination of the positive and negative sequence StatRF is already given in Chapter 5)

By applying the transformation

$$H_{abc}(s) = H_a(s) = H_b(s) = H_c(s) = H_{dq}\left(\frac{s^2 + \omega_0^2}{2s}\right)$$
(C.9)

to (C.1) the result is

$$H_{abc}(s) = \frac{\left(\frac{s^2 + \omega_0^2}{2s}\right)}{\left(\frac{s^2 + \omega_0^2}{2s}\right) + \omega_c}.$$
 (C.10)

Rearranging gives

•

$$H_{abc}(s) = \frac{(s^2 + \omega_0^2)}{(s^2 + \omega_0^2) + 2\omega_c s}$$
(C.11)

and finally the result shown in Chapter 5 is obtained

$$H_{abc}(s) = \frac{s^2 + \omega_0^2}{s^2 + 2\omega_c s + \omega_0^2},$$
 (C.12)

which is simply a narrowband notch.

Appendix D

Series DSP Software

D.1 pwmint.c: C Interrupt Code

/**	*****	***	***	****
/*				
/*	Application: S	ier:	i es	VSI interrupt
/*	Developed By:N	lona	as)	University: Po
/*	Author: N	5.Ne	ewn	an and A.McIve
/*	File: I) WM	int	c
/*	Processor: 1	11 I	IMS	320F240 (MiniD
/*	History:			
/*	13/05/99	AM	-	modified from
/*	03/06/99	AM	-	moved sine tab
/*	08/07/99	AM	-	correcting a c
/*	20/07/99	ΛM	-	correcting PWM
/*	17/02/00	ZM	-	added phase D
/*	03/03/00	۸M	-	corrected 4th
/*	21/11/00	MN	-	PWM Fast Stop
/*	22/11/00	MN	-	PDPINT structu
/*				PWM_fast_stop
/*	12/12/00	MN	-	Zero crossing
/*				Debug Variable
/*				XINT2 and XINT
/*				Analog Convers
/*				P+Resonant Sof
/*				"period" varia
/*				Control Code m
/*				Altered softwa
/*	• •			2X captures al
/*				All fourth pha
/*				Feedforward in
/*				Voltage error
/*				5th Harmonic L
/*				7th/11th/13th
/*				Timing optimis
/*				Control.h and
/*				Further optimi
/*				Feedback funda
/*	12/06/03	MN	-	Calabrated ana

270

using variable switching frequency over Electronics Group 3r OSP / CS-IIB) lpiint.c ole definitons to tables.c comment in SetMag() init bug (neutral) control leg initialization altered to suit series injection are forced in interrupt altered to force a null state on PDPINT*/ bebbs abox Grabbing Software Added 13 added for fault protection sion Software added ftware Added able removed and replaced by period_2*2 */ moved to a macro in control.h are to work with CS-IIB/MiniDSP board */ ltered for CS~IIB/Series Implementation */ ase leg code removed for safety reasons */ njection software now in and working 👘 */ slew limit added to stop LC resonance */ Load Voltage P+Resonant feedback added */ Harmonic VL P+Resonant feedback added */ sation done to speed up code other legacy series software removed */ isations on resonant filters implemented*/ amental P+R added and tested */ alog offset values ready for final tests*/

272

APPENDIX D. SERIES DSP SOFTWARE

/* 12/06/03 MN - Active Damping current feed-back added	*/
/* 15/06/03 MN - Proportional voltage feed-back added	*/
/*	*/
<i>\</i> ************************************	***/
<pre>#include <mu_pcb.h> /* Defines Board Specific Variables</mu_pcb.h></pre>	*/
#include <c240.h></c240.h>	·
#include <conic.h></conic.h>	
<pre>#include <minibus.h> /* Defines DAC interface information</minibus.h></pre>	a */
#include <adc.h> /* Defines A/D Conversion Values</adc.h>	*/
<pre>#include <iib.h></iib.h></pre>	
<pre>#include <fastdiv.h> /* Used for DC bus voltage division</fastdiv.h></pre>	*/
#include "sintab.h" /* Lookup table used for trig. funct	c.*/
#include "series.h" /* Defines Series VSI Specific Value	
#include "filters.h"	
/**************************************	***/
/* VARIABLE DECLARATIONS	*/
· · · · · · · · · · · · · · · · · · ·	•
· · · · · · · · · · · · · · · · · · ·	
unsigned int	
phase_step,	
fault,	
is_modulating,	
int2_vect,	
int4_vect,	
index,	
phase,	
phase_trim,	
period_2, /* Half a period	*/
$V_{Asat} = 0$,	
$V_Bsat = 0$,	
$V_Csat = 0;$	
signed int	
V_A, V_B, V_C, /* Demanded voltages	*/
t_A, t_B, t_C, t_D, /* Phase Switching times	*/
Voff, /* Offset for third harmonics	•/
max_time,	
mag, Narozofi Narozofi († Surriy Velterse Ve Massurget Venishier	+ X
VsmeasBA, VsmeasCA, /* Supply Voltage Vs Measurement Variables	*/
VsmeasA, VsmeasB, /* Supply Voltage Vs Phase Measurement Equivalent VlmeasBA, VlmeasCA, /* Load Voltage Vl Measurement Variables	
Vimeasor, Vimeasor, /* Load Voltage VI Measurement Variables VimeasA, VimeasB, /* Load Voltage VI Phase Moasurement Equivalent	*/
I_A, I_B, /* Inverter output current measurements	*/
Vdc, /* DC Bus Voltage measured variable	*/
Vdc_Invert, /* Scaled and Inverted DC Bus Voltage variable	*/
ImeasA, ImeasB, /* Inverter Output Current Measurement Variables	*/
VrefA, VrefB. /* Demanded Reference Voltages	*/
Viela, Vielb, /* Demanded Reference Voltages VerrA=0, VerrB=0, /* Voltage error between reference and measured	*/ */
VierrA=0, VierrB=0, /* Voltage error between reference and measured VierrA=0, VierrB=0, /* Voltage error between reference and measured	*/
VierrA_1, VerrB_1, /* Previous sample's voltage error values	
kp=0, ki=0, /* Proportional and Integral Gain Constants	*/
Vs_sum, /* Average L-L Source Voltage ADC Value	*/
Vs_sum_tmp, /* L-L Source Voltage ADC Value Summation	*/
VS_Sum_tmp, /* C-L Source Voltage Abc Value Summation Vdc_remove=FALSE; /* Flag for enabling Vdc voltage removal	*/
AAATAMAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	*/

D.1. PWMINT.C: C INTERRUPT CODE

/* Zero Crossing V unsigned int	fdi 180169	*/
in_sync,	/* Flag to indicate that snc is achieved	*/
ZX_in_sync,	/* > ZX_SYNC_LIMIT means that sync has been achieved	*/
ZX_state,	/* State of the zero crossing synchronization process	*/
ZX_count,	/* The number of switching cycles between ZX interrupt	8*/ */
ZX_seen,	/* Set to TRUE when a zero crossing is detected	*/ */
ZX_cycles,	/* Count of number of ZXs during averaging	*/
ZX_sum;	/* Running sum for average	•7
signed int		*/
ZX_time,	/* Time of captured ZX in timer units	*/
ZX_time_phase,	, /* Time of captured ZX in phase units	*/
-	e, /* Scale factor between timer and phase units /* Difference in phase units (2^16 == 360deg)	*/
ZX_phase_err,	/* Integral for frequency control	*/
ZX_err_sum;	1* Integral for Hedrewey counter	
/* Debug Variables	8	*/
signed int	/* Toggle Variable for calabrating DAC Outpus	*/
DACTest,	/* Spare temporary variable for occasional use	*/
spare, a con - CRAB 1	READY, /* Grab control variable	*/
$g_sel = 0,$	/*	*/
$g_{idx} = 0;$	/*	*/
<pre>signed int Res_Array[HAR *PRA_5th = i *PRB_5th = (*PRA_7th = (*PRB_7th = (*PRB_7th = (*PRB_9th = (*PRB_9th = (*PRB_11th = (</pre>		*/]*/
	(Res_Array+54); (Res_Array+54);	
*PRA_1st =		
PRB_1st = ($(PRes_{1st+6}); / [y x x2 x1 x0 *]$	* /
• • • • • • •	pice Variables */	
signed int	LSE. /* Dotermines whother 5th harm. VL feedback is ON	i */
$ON_5th = FAL$		
$ON_7th = FAL$		
		DN +/
$ON_9th = FAI$	ICE /+ Determines whether 11th harm. VL IOSODACK 15 (
$ON_11th = FAI$	LSE, /* Determines whether 11th harm. VL feedback is (SF /* Determines whether 13th harm. VL feedback is (DN */
$ON_11th = FAI ON_13th = FAI$	LSE, /* Determines whether 13th harm. VL feedback is (/* אכ */
ON_11th = FAI ON_13th = FAI ON_damp = FAI	LSE, /* Determines whether 13th harm. VL feedback is (/* אכ /*

*/

/* Found in tables.c extern int sin_table_A[TABLE_SIZE]; extern int sin_table_B[TABLE_SIZE];

/* FUNCTION DEFINITIONS /* NAME: INT2Service() /* RETURNS: void DESCRIPTION: Int-scrupt for EV Timer and PDPINT /* NDTES: coltrollers, pwm calculations and the loading compare /* /* registers is perfomed in this interrupt. */ /* HISTORY: 12/12/2000 MN ZX Code added 14/02/2001 MN Test for tripped Triac added /* /* 16/02/2001 MN P+Resonant Voltage Controller Added /* 20/02/2001 MN Simultaneous Timer 1 & 2 Update Included */ /* 16/10/2001 MN Altered to work with CS-IIB/MiniDSP board */ /* 13/12/2001 MN Fourth phase leg code removed */ /* 19/02/2002 MN Feedforward injection software implemented*/ /* 19/04/2002 MN Verr slew limit added to stop LC resonance*/ /* 22/04/2002 MN 5th Harmonic VL P+Resonant feedback added */ /* 23/04/2002 MN 7th/11th/13th Harm. VL P+R feedback added */ 1* 24/04/2002 MN Timing optimisation done to speed up code */ 29/04/2002 MN Further optimisations on resonant filters */ /* /* 03/03/2003 MN ZX Parameters changed to improve robustnes*/ /* 04/03/2003 MN Feedback fundamental P+R added and tested */ interrupt void INT2Service(void) £ int2_vect = reg(EVIVRA); /* Reading this register seems to clear it */ /* Timing_R2_on();*/ if (int2_vect == VECT_PDPINT) /* Check for PDPINT fault */ £ fault |= GATE_FAULT; PWM_fault_stop(); } if (int2_vect == VECT_T1PINT) /* (0.3us -> 1.6us) */ £ reg(T2CMPR) = 3*period_2/2; /* 25% of time at end of interrupt */ /* left for acquistion. Min = 4us $reg(T1PR) = period_{2*2};$ /* Both timer values need to be */ reg(T2PR) = (period_2*2) - 1;/* updated simultaneously to stop */ /* them from going out of sync. */ 3 if ((TriacUN()) && (is_modulating==TRUE))/*MOV fault trip check (2us)*/ { fault |= TRIAC_TRIP; PWM_fault_stop();

275 D.I. PWMINT.C: C INTERRUPT CODE } */ /* Second ADC conversion starts when first finishes rog(ADCTRL1) = ADCEMULATOR | ADC1EN | ADC2EN | ADC_VAC1 | ADC_VAC2 | ADCSTART; */ /* Zero crossing processing ZX_count++; if (ZX_count > ZX_MAX_COUNT) /* Zero clossing signal lost £ /* Halt modulation PWM_fast_stop(); fault |= LOST_SYNC; /* Restart searching for sync */ ZX_state = ZX_LOST; $ZX_in_oync = 0;$ $ZX_count = 0;$ /* No idea of anything : start freq est. */ if (ZX_state == ZX_LOST) ſ fault |= LOST_SYNC; if (ZX_seen == TRUE) ZX_cycles = 0; ZX_sum ≠ 0; $ZX_count = 0;$ ZX_seen = FALSE; ZX_state = ZX_EST; } } else if (ZX_state ** ZX_EST) /* Roughly measure period and average */ £ if (ZX_seen "" TRUE) £ ZX_cycles++; ZX_sum += ZX_count; /* Reset counter $ZX_count = 0;$ ZX_seen = FALSE; if (ZX_cycles >= ZX_CYCLE_AVG) ZX_sum = ZX_sum/ZX_CYCLE_AVG; phase_step = Oxffff/ZX_sum; /* Approximate frequency /* Also use for glitch filter */ ZX_sum -= ZX_sum/10; phase = phase_step + ZX_OFFSET + phase_trim; /* within phase_step */ /* Calculate ZX_phase_scale first */ ZX_state = ZX_MISC; } } /* Accurately measure phase error */ else if (ZX_state == ZX_SYNC) ſ if (ZX_seen == TRUE) ZX_seen = FALSE; */ /* Ignore glitches if (ZX_count > ZX_sum) $ZX_count = 0;$ /* Rescale to phase units ZX_time_phase = ZX_OFFSET + phase_trim + (((2X_time>>2)*ZX_phase_scale)>>3);

D.1. PWMINT.C: C INTERRJPT CODE

<pre>/* Calculate phase error captured time ZX_phase_err = phase - ZX_time_phase; /* Limit size of phase change if (ZX_phase_err > ZX_BIG_ERR) { phase -= ZX_BIG_ERR; ZX_err_sum = (ZX_err_sum+ZX_BIG_ERR)>>1;/* Int }</pre>	*/ */ cegrate */ ASe errors*/	<pre>{ ZX_in_sync = 0; } ZX_state = ZX_MISC; } else if (ZX_state == 2X_MIS { ZX_phase_scale = (phase ZX_state = ZX_SYNC; }</pre>	C) _step<<5)/(period_2*2);/*THIS IS SLOW!(~&u	18)*/
<pre>ZX_err_sum = (ZX_err_sum=ZX_BIG_ERR)>>1; }</pre>		<pre>Delta_Neg1(PRA_1st,5); Delta_Neg1(PRB_1st,5);</pre>	/* Delta var. shuffle for A/B phase *, /* P+ Res. controllers (800ns each) *,	
else { phase -= ZX_phase_err; ZX_err_sum = (ZX_err_sum+ZX_phase_err)>>1;		Delta_Neg1(PRA_5th,3); Delta_Neg1(PRB_5th,3);	/* Delta Var. shuffle for A/B phase *, /* P+ Res. controllers (800ns each) *,	
} ZX_state = 2X_FREQ; }		<pre>Delta_Neg1(PRA_7th,3); Delta_Neg1(PRB_7th,3);</pre>	/* Delta var. shuffle for A/B phase *, /* P+ Res. controllers (800ns each) *,	/
<pre>} } else if (ZX_state == ZX_FREQ) /* Nudge frequency if needed</pre>	*/	<pre>Delta_Negi(PRA_9th,2); Delta_Negi(PRB_9th,2);</pre>	<pre>/* Delta var. shuffle for A/B phase *, /* P+ Res. controllers (800ns each) *;</pre>	/
<pre>{ if (ZX_err_sum > ZX_FREQ_ERR)/*If too large nudge freq (ph)</pre>	age step)*/	<pre>Delta_Neg1(PRA_11th,2); Delta_Neg1(PRB_11th,2);</pre>	<pre>/* Delta var. shuffle for A/B phase *. /* P+ Res. controllers (800ns each) *;</pre>	
<pre>{ phase_step-~; }</pre>		<pre>Delta_Neg1(PRA_13th,2); Delta_Neg1(PRB_13th,2);</pre>	<pre>/* Delta var. shuffle for A/B phase * /* P+ Res. controllers (800ns each) *</pre>	
<pre>else if (ZX_err_sum < -ZX_FREQ_ERR) { phase_step++; }</pre>		VerrA_1 = VerrA; VerrB_1 = VerrB;		
<pre>ZX_state = ZX_LOCK; } else if (ZX_state == ZX_LOCK) /* Tost to see if still in syn</pre>	nc */	<pre>phase += phase_step; index = phase>>6;</pre>	/* Update phase angle	*/
{ if (ZX_in_sync >= ZX_SYNC_LIMIT)	μc */	<pre>max_time = period_2 - (DEAN</pre>	OCNT+PULSECNT); /* Update the switching fr	eq.*/
<pre>{ if ((ZX_phase_err>ZX_PHASF_ERR))(ZX_phase_err<-ZX_PHAS {</pre>	SE_ERR)) */		<pre>voltage references [index]*(logg)(mag<<shift3))>>16; [index]*(?ong)(mag<<shift3))>>16;</shift3))></shift3))></pre>	*/
<pre>ZX_in_sync = 0; in_sync = FALSE; fault != LOST_SYNC; } else { in_sync = TRUE;</pre>		VsmeasCA = VSCA_OFFSET - g4 VsmeasA =(-VsmeasBA -Vsm	et_ADC1(); /* Volt. Measurements Inverted	*/ on II es */
<pre>} } else if ((7X_phase_err<2X_PHASE_ERR)&&(ZX_phase_err>-ZX_PHASE_ERR)&&(ZX_phase_err>-ZX_PHASE_ERR)&&(ZX_in_sync++;) }</pre>	ASE_ERR)) */	/* Calculate DC voltage sca	ADC1EN ADC2EN ADC_I1 ADC_I2 ADCSTART;	*/

.

/* Update phase angle */ SECNT); /* Update the switching freq.*/ */ references (losg)(mag<<SHIFT3))>>16; (? mg)(mag<<SHIFT3))>>16; /* Check analog conversion is ready */ */ ige ; /* Volt. Measurements Inverted on IIB*/ SHIFT3;/* Convert to phase voltages */ SHIFT3;/* with added scaling shift */ second finishes */ ADC2EN | ADC_I1 | ADC_I2 | ADCSTART; */ tor && (!Vdc_remove)) /* Test low Vdc */

 $\mathbf{278}$

APPENDIX D. SERIES DSP SOFTWARE

D.1. PWMINT.C: C INTERRUPT CODE

```
fault |= LUW_DC_VOLTS;
    PWM_fault_stop();
}
else if (Vdc > V_DC_MAX)
                                        /* Test for high volts
                                                                        */
{
    fault |= HIGH_DC_VOLTS;
    PWM_fault_stop();
}
elde
{
    Vdc_Invert = ((signed int)fastdivu(SCALE1, Vdc))<<SHIFT2;</pre>
}
if (VsmeasA > 0)
                                        /* Source Volt. Average Value */
    Vs_sum_tmp += (VsmeasA)>>(SHIFT3+2);
else
    Vs_sum_tmp -= (VsmeasA)>>(SHIFT3+2);
while(!ADC_ready());
                                   /* Check analog conversion is ready */
/* Second ADC Results - Load Voltage
VImeasBA = VLBA_OFFSET - get_ADC1(); /* Volt. Measurements Inverted on IIB*/
VimeasCA = VLCA_OFFSET - get_ADC2();
VImeasA =(-VImeasBA -VImeasCA) <<SHIFT3;/* Convert to phase voltages */
V1measB =( V1measBA*2 -V1measCA) << SHIFT3; /* with added scaling shift */
/* Fourth ADC conversion starts when third finishes
                                                                        */
reg(ADCTRL1) = ADCEMULATOR | ADC1EN | ADC2EN | ADC_VDC1 | ADC_VDC2 | ADCSTART;
if(Feedforward) {
    VerrA = (VrefA ~ VsmeasA);
                                  /* Calculate A & B phase errors
                                                                        */
    VerrB = (VrefB - VsmeasB);
}
else {
    VerrA = 0;
    VerrB = 0;
}
/* Clamp maximum swing to minimise series inverter LC filter resonance */
if ( (VerrA - VerrA_1) > 200 ) VerrA = VerrA_1 + 200;
if ( (VerrA - VerrA_1) < -200 ) VerrA = VerrA_1 - 200;
if ( (VerrB - VerrB_1) > 200 ) VerrB = VerrB_1 + 200;
if ( (VerrB - VerrB_1) < -200 ) VerrB = VerrB_1 - 200;
VlerrA = VrefA - VlmeasA;
                              /* Calculate A & B phase errors
                                                                    */
PRA_5th[1] = VlerrA;
                              /* Harmonic Filter Input Assignments */
PRA_7th[1] = VlerrA;
                              /* Input assignments and VlerrX
PRA_9th[1] = VlerrA;
                                                                    */
PRA_11tb[1] = VlerrA;
                              /* creation takes 1.2us per phase
                                                                   */
PRA_13th[1] = VlerrA;
```

VlerrB = VrefB - VlmeasB;
PRB_5th[1] = VlerrB;
$PRB_7th[1] = VlerrB;$
PRB_9th[1] = VlerrB;
PRB_11th[1] = VlerrB;
PRB_13th[1] = VlerrB;
if(IDN_5th) {
$PRA_5th[1] = 0;$
$PRB_5th[1] = 0;$
}
if(!ON_7th) {
$PRA_7th[1] = 0;$
$PRB_7th[1] = 0;$
}
3
if(!ON_9th) {
$PRA_9th[1] = 0;$
$PRB_9th[1] = 0;$
}
L
if(!ON_11th) {
$PRA_{11th[1]} = 0;$
$PRB_1ith[1] = 0;$
}
if(!ON_13th) {
$PRA_{13th[1]} = 0;$
$PRB_13th[1] = 0;$
}
Delta_All(Res_Array); /* This funct
/* resonant f
/* Total exec
if (ON_5th) { /* 0.5us each wh
<pre>VerrA += (PRA_Sth[0]<<1);</pre>
VerrB += (PRE_5th[0]<<1);
}
if(ON_7th) {
VerrA += (PRA_7th[0]<<1);
VerrB += (PRB_7th[0]<<1);
}
if(ON_9th) {
$V_{\text{errA}} += (PRA_{9th}[0]);$
VerrB += (PRB_9th[0]);
}
F
if(ON_11th) {
$VerrA += (PRA_11th[0]);$
VertB += $(PRB_11th[0]);$
* WE FOR

tion calculates all of the harmonic */ filters for both A & B phases */ cution time for 5/7/9/11/13th =14us */

hen ON */

 $\mathbf{279}$

<u>90</u>	APPENDIX D. SERIES DSP SOFTWARE	D.1. PWMINT.C: C INTERRUPT CODE
<pre>} if(ON_13th) { VerrA += (PRA_13th[0]>>1); VerrB += (PRB_13th[0]>>1); }</pre>		<pre>} else { V_A = ((long)VerrA*(long) Vdc_Invent_A = ((long)(V_A<<shift4)*(long)="" pre="" t_b="((long)(" v_b="((long)VerrB*(long)" v_b<<shift4="" vdc_invent_b="((long)(" }<=""></shift4></pre>
/* P+R Voltage Feedback Controlle	r */	}

/* Kp = 0.25 */

*/

*/

```
Delta_2nd_x2(PRes_ist);
    VerrA += (PRA_1st[0]);
    VerrB *= (PRB_1st[0]);
else
```

PRA_ist[1] = (VlerrA>>i); PRB_1st[1] = (VlerrB>>1);

 $PRA_1st[1] = 0;$ $PRB_1st[1] = 0;$

280

}

£

}

}

}

if(Feedback) {

```
Delta_2nd_x2(PRes_1st);
```

```
/* Proportional Voltage Feed-back */
if(Proportional) {
```

VerrA += (VlerrA>>3); VerrA += (VlerrA>>3);

/* Third ADC Results - Inverter Currents for Active Damping I_A = I1_OFFSET - get_ADC1(); I_B = I2_OFFSET - get_ADC2();

if(ON_damp) {

VerrA += I_A>>1; VerrB += 1_B>>1;

/* Calculate A & B phase controller outputs */ Clamp(VerrA, 10000); /* Clamp size of the error (C macro) */ Clamp(VerrB, 10000); /* */

/* Determine target switching times if(Vdc_remove) £

> V_A = ((long)sin_table_A[index]*(long)(mag<<2))>>16; t_A = ((long)V_A*(long)(period_2<<3))>>16;

> V_B = ((long)sin_table_B[index]*(long)(mag<<2))>>16;

t_9 = ((long)V_B*(long)(period_2<<3))>>16;

ອຍ V_A = ((long)VerrA*(long) Vdc_Invert)>>16; t_A = ((long)(V_A<<SHIFT4)*(long)((int)(period_2<<4)))>>16; V_B = ((long)VerrB*(long) Vdc_Invert)>>16; t_B = ((long)(V_B<<SHIFT4)*(long)((int)(poriod_2<<4)))>>16; $t_C = -t_A - t_B;$ /* Calculate t_C from t_A and t_B */ $t_C = -t_A - t_B;$ if $(t_A > t_B)$ { if $(t_\Lambda > t_C)$ ſ if (t_B > t_C) Voff = t_B>>1; Voff = $t_C>>1$; else } else { Voff = t_A>>1; } } else £ if $(t_B > t_C)$ { if $(t_A > t_C)$ Voff = $t_A >>1$; Voff = $t_C>>1$; else } else { Voff = t_B>>1; } } /* Add offset into t_A, t_B and t_C */ t_A = t_A + Voff; $t_B = t_B + Voff;$ t_C = t_C + Voff; /* Clamp switch times for pulse deletion and saturation if (t_A > max_time) £

reg(CMPR1) = 0; }

else if (t_A < -max_time) ł

> $reg(CMPR1) = (period_2 << 1) - 1;$ else

reg(CMPR1) = (period_2<<1);</pre>

/* Calculate t_C from t_A and t_B */

/ / A phase */

if (!V_Asat && (int2_vect == VECT_T1UFINT))

282

£

}

£

7

ſ

}

£

}

{

}

{

}

€

}

APPENDIX D. SERIES DSP SOFTWARE

D.1. PWMINT.C: C INTERRUPT CODE

£

#elif (CAP_PORT == CAP_PORT4)

```
V_Asat = 1;
}
else
    if (V_Asat && (int2_vect == VECT_TiUFINT))
        reg(CMPR1) = (period_2 << 1);
    else
        reg(CMPR1) = period_2 - t_A;
    V_Asat = 0;
if (t_B > max_time)
                                                               /* B phase */
    reg(CMPR2) = 0;
else if (t_B < -max_time)</pre>
    if (IV_Bsat && (int2_vect == VECT_T1UFINT))
        reg(CMPR2) = (period_2<<1) - 1;
    else
        reg(CMPR2) = (period_2<<1);</pre>
   V_Bsat = 1;
else
    if (V_Bsat & (int2_vect == VECT_T1UFINT))
        rog(CMPR2) = (period_2<<1);</pre>
    else
        reg(CMPR2) = period_2 - t_B;
    V_Bsat = 0;
if (t_C > max_time)
                                                               /* C phase */
    reg(CMPR3) = 0;
else if (t_C < -max_time)
    if (!V_Csat && (int2_vect == VECT_T1UFINT))
        reg(CMPR3) = (pericd_2 << 1) - 1;
    else
        reg(CMPR3) = (period_2<<1);</pre>
    V_Csat = 1;
else
    if (V_Csat && (int2_vect == VECT_TIUFINT))
        reg(CMPR3) = (period_2<<1);</pre>
    else
        reg(CMPR3) = period_2 - t_C;
    V_Csat = 0;
```

if (g_idx < G_COUNT) { $g[g_idx][0] = VlmeasA;$ g[g_idx][1] = VerrA; g[g_idx][2] = VlmeasB; g[g_idx][3] = VerrB; g[g_idx][4] = VrefA; $g[g_idx][5] = V_A;$ $g[g_1dx][6] = VsmeasA;$ g[g_idx][7] = Vdc_Invert; $g[g_idx][8] = t_A;$ $g[g_idx][9] = Vdc;$ g[g_idx][10]= VsmeasBA; g[g_idx][11]= VsmeasCA; g[g_idx][12]= VlmeasBA; g[g_idx][13] = VlmeasCA; $g[g_idx][14] = I_A;$ g[g_idx][15] = I_B; $g[g_idx][16] = fault;$ g_idx++; } else £ g_con = GRAB_DONE; $g_idx = 0;$ } } /* Forth ADC Results - DC Bus Voltage */ spare = get_ADC1(); /* Ignore first DC bus */ Vdc = get_ADC2(); /* Used Vdc2 for DC bus measurement */ Vdc -= ADC_ZERO; reg(ADCTRL1) = ADCEMULATOR ADC1EN ADC2EN ADC_VAC4 ADC_VAC5; /* Timing_R2_off();*/ } /* End timer1 interrupt */ IN42Service() /* NAME: /* RETURNS: void */ /* DESCRIPTION: Interrupt for Zero Crossing Detection */ /* NOTES: */ 13/12/2000 MN Created from my 1999 LPI ActiveFilter Code*/ /* HISTORY: /+ 27/11/2001 MN Altered for CS-IIB Implementation */ interrupt void INT4Service(void) int4_vect = reg(EVIVRC); ZX_seen = TRUE; #if (CAP_PORT == CAP_PORT3) 2X_time = (period_2*2) - reg(CAP3FIF0); /* ZX from V1 */

if $(g_con = GRAB_GO)$ £

/* Debug Grabbing Software */

284

#endif

/* NAME:

/*

/*

/*

/*

/*

{

APPENDIX D. SERIES DSP SOFTWARE

ZX_time = (period_2*2) - reg(CAP4FIF0); /* ZX from V4 */ Vs_sum = Vs_sum_tmp; /* simple action control register */ $Vs_sum_tmp = 0;$ reg(SACTR) = 0x0000; /* 0000 0000 00 00 00 00 } /* End INT4Service */ PWM Init() **RETURNS**: void */ DESCRIPTION: Sets up registers for PWM /* deadband timer control */ */ /* NOTES: /* HISTORY: 04/12/2000 MN Added Series Injection Settings 1. 27/11/2001 MN Capture ports init changed to suit CS-IIB */ 13/12/2001 MN Fourth phase leg code removed */ 29/04/2002 MN Resonant Filter zeroing optimized void PWM_Init(void) reg(CMPR1) = period_2; $reg(CMPR2) = period_2;$ reg(CMPR3) = period_2; int i; reg(SCMPR1) = 0;reg(SCMPR2) = 0; /* Calculate sin tables */ sin_table(sin_table_A,TABLE_SIZE, 32767, 0, 0); reg(SCMPR3) = 0; sin_table(sin_table_B,TABLE_SIZE, 32767, -21845, 0); /* compare control register */ reg(COMCON) = 0x2b17; /* 0 01 0 10 1 1 0 00 10 111 /* set up registorsfor ADC measurements */ reg(COMCON) = Oxab17; /* 1 01 0 10 1 1 0 00 10 111 reg(ADCTRL1) = ADCEMULATOR ADC1EN ADC2EN ADC_VAC4 ADC_VAC5; reg(ADCTRL2) = ADCEVSOC(ADCPSCALE; /*0x0403;*/ is_modulating = FALSE; fault = NO_FAULT; Clear_Gate_Fault(); reg(CAPFIF0) = 0x00ff;/* Clear the fifo capture inputs */ reg(COMCON) = 0x2b17; /* Disable full compare - un-shadows registers */ reg(T1CON) = 0xa806; /* Stop timer reg(ACTR) = 0x0CCC; /* Force low gates on, high gates off */ reg(SACTR) = 0x0000; /* Force PWM outputs low reg(T2CNT) = 0;*/ period_2 = 1000; reg(GPTCON) = 0x047a; /* 000 00 01 00 1 11 10 10 */ /* timer control | | | | | +- TiCMPR active high reg(T2CDN) = 0x9082; /* 10 010 000 1 0 00 00 1 0 */ | | | | +- T2CMPR active high /* timer 2 1 | | | +- T3CMPR forced high | | | +- compare output enable | | +- TitoADC | 1 +- T2toADC starts on period | +- T3toADC +- timer status bits */

/* Action control register */

285

*/

reg(ACTR) = 0x00000; /* Force low gates on, high gates off

D.1. PWMINT.C: C INTERRUPT CODE

1

 \mathbf{V}

*/ / | | +--- PWM7/CMP7 off / | +---- PWMB/CMP8 off +- cample and hold active high */ - reserved

```
reg(DBTCON) = 0x00e0|(DEADCNT<<8); /* xxxx xxxx 111 00 000
                                                               */
                                       1 | | +- reserved
                                 1
                                  \ / | +- prescaler
                                   \/ +- enabled all pins
                                     +- deadband time
                                                               */
```

*/ | | | | | | | +- pins in pwm mode | | | | | | +- reload SACTR immediately | | | | | +- reload SCMPRx on zero or period | | | | +- use timer1 | | | | +- simple compare enabled | | | | +- full compare enabled | | | +- reload ACTR immediately | | +- space vector mode disabled | +- CMPRx reload on zero or period +- compare enable reg(T2PR) = (2 * period_2)-1; /* Timer 2 added for control of S'n'H */ reg(T2CMPR) = 3*period_2/2; /* 25% of time at end of interrupt left */ /* for acquistion. Datasheet min = 4us */ | | | | | | +- reserved | | | | | +- timer compare enable | | | | +- timer compare reload on zero | | | +- clock source - internal | | | +- timer enable | | +- enable on timer 1 enable | | +- input clock prescaler | +- count mode selection - continuous up mode +- emulation control bits - timer continues */

reg(IFR) = ENABLE_INT4; /* Enable intorrupt 4 reg(TIPR) = 2 * period_2; reg(IMR) |= ENABLE_INT4: $reg(T1CNT) \simeq 0;$ /* NOTE: must start timer the first time, and load the various registers mag = 0: * which are shadowed and only reload on timer overflow rog(T1CON) = 0xa806; /* 10 101 000 0 0 00 01 1 0 phase_trim = 0; */ /* timer 1 | | | | | +- roserved | | | | | +- timer compare enable Ros_Array[1]+0; | | | | +- timer compare reload 0/PER | | | | +- clock source - internal for(i=0;i<(2*6);i++) 1 1 | | +- timer enable PRes_ist[i]=0; 1 1 +- reserved 1 1 +- input clock prescaler +- count mode selection - continuous up mode is_modulating = FALSE; +- omulation control bits - timer continues */ } /* End PWM Init */ /* Enable timer 1 period and underflow interrupt */ reg(EVIFRA) = (TIPINT|TIUFINT|PDPINT); reg(EVIMRA) |= (T1PINT|T1UFINT|PDPINT); /* NAME: PWM_Start() reg(EVIMRB) = 0;/* RETURNS: void /* DESCRIPTION: Sets up registers to start PWM. /* Enable INT2 interrupt */ Called from background code. 1+ NOTES: reg(1FR) * ENABLE_INT2; /* HISTORY: reg(IMR) = ENABLE_INT2; 14/02/2001 MN Added A/D Initialisation. 1+ 1+ /* Start timer 1 reg(T1CUN) = 0xa846; /* 10 101 000 0 1 00 01 1 0 /* /* /* timer 1 | | | | | +- reserved | | | | | +- timer compare enable void PWM Start(void) | | | | | +- timer compare reload O/PER £ | | | | +- clock source - internal unsigned int int_mask; | | | +- timer enable int i: | | | +- reserved | | +- input clock prescaler int_mask = reg(EVIMRA);) +- count mode selection - continuous up mode reg(EVIMRA) &= "(TIPINT|TIUFINT|FDPINT); /* Disable PWM interrupt +- emulation control bits - timer continues */ reg(COMCON) = 0x2b17;reg(T1CON) = 0xa806; /* Zero Crossing Interrupt etc Setup */ reg(SACTR) = 0x0000;reg(CAPCON) = 0xB855; /* 1 01 1 1 0 0 0 01 01 01 */ | | | | | | | | +--+- positive edge detect reg(ACTR) = 0x0000;/* Capture control | | | | | | +--+- positive edge detect reg(GPTCON) = 0x047a;| | | | | +- cap4 starts adc reg(ACTR) = 0x0666;| | | | +-+- cap 34/12 use timer 2 reg(SACTR) = 0x0000;| | +-+- enable cap 3/4 | +- enable cap 12 / disable QEP reg(DBTCON) = 0x00e01(DEADCNT<<8); /* xxxx xxxx 111 00 000 +- don't reset capture unit */ reg(CMPR1) = period_2; reg(EVIFRC) = 0x000f;/* Reset capture input flags */ reg(CMPR2) = period_2; #if (CAP_PORT == CAP_PORT3) reg(CMPR3) = period_2; reg(SCMPR1) = 0;reg(EVIMRC) = CAP3INT; /* Enable capture 3 input interrupt */ #elif (CAP_PORT == CAP_PORT4) reg(SCMPR2) = 0;reg(SCMPR3) = 0; reg(EVIMRC) = CAP4INT; /* Enable capture 4 input interrupt */ #endif

286

D.I. PWMINT.C: CINTERRUPT CODE

287

*/

for(i=0:1<(HARM_NUM*2*6):1++) /* Zero all Harmonic Resonant Filters */

*/ +/ */ */ 08/02/2001 MN Phase init. removed to fix bug. */ */ •/ 13/12/2001 MN Fourth phase leg code removed 19/04/2002 MN Removed mag=0 initialisation to fix a bug */ */ 29/04/2002 MN Resonant Filter zeroing optimized

> */ /* Disable full compare outputs */ /* Stop timer */ /* 000 00 01 00 1 11 10 10 *) /* 0 000 01 10 01 10 01 10 */ */

.

APPENDIX D. SERIES DSP SOFTWARE

```
/* Compare control register */
   reg(COMCON) = 0x2b17;
                                   /* 0 01 0 10 1 1 0 00 10 111
                                                                 */
   reg(COMCON) = 0xab17;
                                   /* 1 01 0 10 1 1 0 00 10 111
                                                                 */
   reg(T2PR) = (2*period_2)-1;
                                   /* Timer 2 added for control of S&H*/
   /* Stop Timer 1 and 2 */
   reg(T1CON) = 0xa806;
                                   /* 10 101 000 0 0 00 01 1 0
   reg(T2CNT) = 0;
   reg(T2CMPR) = 3*period_2/2; /* 25% of time at end of interrupt left */
                             /* for acquistion. Datasheet min = 4us */
   reg(T2CON) = 0x9082; /* 10 010 000 1 0 00 00 1 0 */
   reg(T1PR) = 2 * period_2;
   reg(T1CNT) = 0;
   reg(T1CON) = 0xa806;
                                   /* 10 101 000 0 0 00 01 1 0
                                                                 */
   reg(T1CON) = 0xa846;
                                  /* 10 101 000 0 1 00 01 1 0
                                                                 */
   is_modulating = TRUE;
   /* Set up registersfor ADC measurements */
   reg(ADCTRL1) = ADCEMULATOR | ADC1EN | ADC2EN | ADC_VAC4 | ADC_VAC5;
   reg(ADCTRL2) = ADCEVSOC1ADCPSCALE; /*0x0403;*/
   /* Enable timer 1 period, underflow and Power Drive Protection intpts */
   reg(EVIFRA) = (T1PINT|T1UFINT|PDPINT);
   reg(EVIMRA) = int_mask | PDPINT; /* PDPINT Disabled in FAST_FAULT_STOP */
   for(i=0;i<(HARM_NUM*2*6);i++)  /* Zero all Harmonic Resonant Filters */</pre>
       Res_Array[i]=0;
   for(i=0;i<(2*6);1++)</pre>
       PRes_1st[i]=0;
} /* End PWM_Start */
/* NAME:
              PWM_Stop()
/* RETURNS:
              void
/* DESCRIPTION: Sets up registers to stop PWM into a NULL state.
                                                                 */
/* NOTES:
              Called from background code.
void PWM_Stop(void)
   PWM_fast_stop();
} /* End PWM_Stop */
/* NAME:
              PWM_OFF()
/* RETURNS:
              void
```

/* DESCRIPTION: Sets up registers to tu Called from background /* NOTES: 03/01/2000 MN Croated /* HISTORY: void PWM_OFF(void) £ PWM_off_stop(); } /* End PWM_OFF */ /* NAME: fault_init() RETURNS: void /* DESCRIPTION: Uses fault_mask to initialise the correct fault triggars. */ /* /* NOTES: Called from background code. /* HISTORY: void fault_init(unsigned int fault_mask) £ fault = NO_FAULT; Ł } if (fault_mask&(LC_VDC1)) £ reg(IFR) = ENABLE_INT1; reg(IMR) |= ENABLE_INT1; } } /* End fault_init */ XINT1_int() 1* NAME: RETURNS: void 1* DESCRIPTION: Over DC bus fault detection interrupt - XINT2 /* /* NCTES: /* HISTORY: 13/09/2001 MN Altered to suit CS-IIB /* interrupt void XINT1_int(void) £ PUM_fast_stop(); fault |= LC_VDC1; } /* End XINT1_int */ /* NAME: che 't_faults() /* RETURNS: unsigned integer - value of fault, if any.

D.1. PWMINT.C: C INTERRUPT CODE

280

rn all gates OFF.	*/
code.	*/
1	*/
******	*****/

```
09/02/2001 MN Created from LPI Active Filter Code
```

if (fault_mask&LC_VDC1) /* Initialize the level comparison interrupts */ reg(XINT1) = 0x8004;/* Clear interrupt flag, rising edge triggered */

/* Enable INT1 interrupt */

if (fault_mask&LC_VDC1) reg(XINT1) |= 0x0001; /* Enable interrupt */

```
09/02/2001 MN Created from LPI Active Filter Code
```

290

APPENDIX D. SERIES DSP SOFTWARE

```
/* DESCRIPTION: Clears the faults and checks that they have cleared.
                                                                   */
               Called from background code.
/* NOTES:
               27/11/2001 MN Altered to suit CS-IIB
/* HISTORY;
unsigned int che.k.faults(unsigned int fault_mask)
ſ
   unsigned int val = NO_FAULT;
   Clear_Gate_Fault();
   for (val=0; val<40; val++)
   Ł
       val++;
   ŀ
   reg(EVIFRA) = 0x0001;
                                       /* Clear
   val = (rog(EVIFRA)&Ox0001)?GATE_FAULT:0;/* For PDPINT
   if (fault_mask&LC_VDC1)
                                       /* Test LC_VDC1 pin (XINT2)
                                                                   */
   £
       val i= (reg(XINT2)&0x0040)?LC_VDC1:0;
   /* Test level of ZX_in_sync for re-synchronization
                                                                   */
   if (fault_mask&LOST_SYNC)
   ſ
       val |= (ZX_in_sync<ZX_SYNC_LIMIT)?LOST_SYNC:0;</pre>
   if (fault_mask&TRIAC_TRIP)
   £
       val != (TriacON())?TRIAC_TRIP:0;
   7
   /* Test DC voltage
                                                                   */
   if (fault_mask&LOW_DC_VOL1S)
   £
       val (= (Vdc<=V_DC_MIN)?LOW_DC_VOLTS:0;</pre>
   •
   if (fault_mask&HIGH_DC_VOLTS)
       val != (Vdc>=V_DC_MAX)?HIGH_DC_VOLTS:0;
   7
   fault |= val;
   return val&fault_mask:
} /* End check_faults */
/* NAME:
               SetMag(unsigned int)
                                                                   */
/* RETURNS:
               void
                                                                   */
/* DESCRIPTION: Sets the modulation depth.
                                                                   */
/* NOTES:
               Called from background code.
                                                                   */
1*
               Mag = 32767 == 200%
                                                                   */
```

D.1. PWMINT.C: C INTERRUPT CODE

```
void SetMag(unsigned int m)
Ł
  if (m < 0) m = 0;
  if (m > 32767) m = 32767;
  mag = (lnt)m;
} /* End SetMag */
/*****************
/* NAME:
            GetFreq(signed int)
  RETURNS:
           integer - fundamental frequency achieved
/*
  DESCRIPTION: Gets the fundamental frequency.
/*
/* NOTES:
           Called from background code.
1*
int GetFreq(unsigned int sw_freq)
£
   return (int)( (((long)phase_step)*(long)sw_freq)/1281);
} /* End GetFreq */
/* NAME:
            SetSwFreq(signed int)
            integer - switching frequency achieved
/* RETURNS:
  DESCRIPTION: Sets the switching frequency.
/*
            Called from background code.
/*
  NOTES:
            fsw is in Hz
1*
int SetSwFreq(int fsw)
£
   unsigned int half_period;
   half_period = (unsigned int)((CPU_FREQ/2/(long)fsw + 1)/2);
   if (half_period > MAX_PER_2) half_period = MAX_PER_2;
   else if (half_period < MIN_PER_2) half_period = MIN_PER_2;
   period_2 = half_period;
   return (int)((CPU_FREQ/2/(long)half_period + 1)/2);
} /* End SetSwFreq */
/**********
            GetStatus()
/* NAME:
  RETURNS:
            integer - PWM Status
/*
/* DESCRIPTION: Returns the PWM status.
            Called from background code.
/* NOTES:
            0 - stopped, 1 - running, -1 - fault
/*
int GetStatus(void)
```

201

m has 8 bits afters the point. is 256d == 1% mod depth -*/

*/ */ */ */ */ ff hes 8 bits afters the point. is 256d == 1Hz

*/ */ */

*/ */ */ */ */

D (

D.2	pwmbac	k.	c: C Backgr
•	******	***:	*****
/+ /* App	lication: So	cie	s VSI background
/*			ency
/* Dev			h University: Pov
/* Aut			man and A.McIver
/* F110	•	nba	.ck.c
/* Hia /*	•		Modified from ly
/*			Added version n
/*			Added LPI v2.0
/*			Constant V/Hz r
/*	01/12/00 M	N -	Triac Control a
/*			New states adde
/*			Debug Variable (
/*			Trip Detection
/* /*			Amalgamated C f
/* /*			Feedforward inj
/*			Bug in startup
/*			Load voltage ha
/*			Legacy PI/Res s
/*			Active Damping
/*	15/06/03 M	N	Proportional vo
/* /****	******	***	******
#dofin	e VERSION		2.0"
Md61 1 1			
	de <mu_pcb.h< td=""><td>></td><td>/</td></mu_pcb.h<>	>	/
	de <c240.h></c240.h>		
	de <conio.h></conio.h>		
	de <stdlib.h de <intrpt.h< td=""><td></td><td></td></intrpt.h<></stdlib.h 		
	f_INLINE		/
	e _INLINE O		· · · · · · · · · · · · · · · · · · ·
#endif	-		
	de <iib.h></iib.h>		
#inclu	de "series.b	н	/
/*****	*****	***	******
/*			VARIABLE D
/*****	********	***	* <i>**</i> ****
unsign	ed int		
	g_bak,		/
	g_Vs,		/
	d_depth,		/
	lf_period, _freq = 0,		
	mp,		
	ase_step_bal	,	
-	_running = H		SE,
is			

{ int ret_val = 0; if ((fault) != NO_FAULT) £ ret_val = -1; } else if (is_modulating == TRUE) ſ

> ret_val = 1; }

return ret_val;

} /* End GetStatus */

/*	NAME:	GetFaults()	*/
/*	RETURNS:	unsigned intoger - Detected Faults	*/
/*	DESCRIPTION:	Returns the current detected faults.	*/
/*	NOTES :	Called from background code.	*/
/*	HISTORY:	08/12/2001 MN Created	*/
/**		******	******

return fault;

} /* End GetFaults */

/*	NAME:	ClearFaults()	*/
/*	RETURNS :	void	*/
/*	DESCRIPTION:	Clears all previously detected faults.	*/
/*	NOTES :	Called from background code.	*/
*	HISTORY:	08/12/2001 MN Created	*/
/**	*****	******	*****

fault = NO_FAULT;

} /* End ClearFaults */

292

(X)	Ð	E
		٠	•	

round Code

******	**/
	*/
l routines with variable switching	*/
, that we have the same of the second of	*/
ower Electronics Group	*/
	*/
	*/
	*/
lpiint.c	*/
umber	*/
definition	*/
removed and comment headers added	*/
and Initialisation Mechanisms added	*/
	*/
ed to account for series protection	•
Grabbing Software Added	*/
Software for Triac/MOV Added	*/
file with pwmmain.c	*/
re to work with CS-11B/MiniDSP board	*/
jection scaling implemented	*/
initialisation function rectified	*/
armonic selection interface added	*/
series control stuff removed	*/
current feed-back added	*/
oltage feed-back added	*/
	*/
********	**/
/* Defines Board Specific Variables	*/
/* Work around for preprocessor bug /* in math.h	*/ */
/* Defines Series VSI Specific Values	*/

DECLARATIONS	*/
*******	**/
/* Actual mod_depth in 1/256ths of a %	*/

/* Source Voltage in mod. depth scale */
/* Target mod_depth in 1/256ths of a % */

204

2.9 - 1

APPENDIX D. SERIES DSP SOFTWARE

D.2. PWMBACK.C: C BACKGROUND

مود و دو در در در در در از مراجع از مود در در مربع و در مربع از مربع مربع از مربع مربع مربع مربع مربع مربع مربع مربع مربع مربع مربع مربع مربع مربع مربع			an ann an the standard and	. In they was not so as a so to gramming down where is all bards bird bards	a 1999 waa ah waa bahaa ah amaa ah a	
display_stop = 0,			void set_refs(void)); /*	Set freq. and magnitude refere	nces */
digin,	/* Mirror of the digital inputs	*/			-	
sorial_mag = MAG_MIN,	6 1					
$serial_fsw = FSW_MAX/4$,						
tested_faults;			/ ************************************	****	******	*******
— ·			/*	FUNCTION DE		*/
signed int			· /*****************	*****	******	******/
freq = 0,		꼴	·			
$acial_ff = FF_50HZ$,		E				
scale3 = SCALE3;			/ ************************	*****	******	******/
			•	ain()		*/
/**** Stato stuff ****/		5	•	nteger - (always 0)		*/
<pre>typedef void (* funcPtr)(void);</pre>			-		the background software	*/
funcPtr state;			/* NOTES:			*/
				1/12/2000 MN Triad	c Initialisation Added	•/
/**** Debug Variables ****/					rrupt Serive Routine 4 Added for	: ZX */
signed int					t initialisation added	*/
g[G_COUNT][G_SIZE];	/* Grab Data	• · · ·			gamated with main() from old pwn	main.c*/
Pranonal fabradi		*/	/* 10	6/10/2001 MN Alter	red to work with CS-IIB/MiniDSP	board */

	******		-	** * * * * * * * * * * * * * * * * * * *	*****	
		·*****/	int main()			
	ON DECLARATIONS	*/,	۲ ۲			
/*************************************	******	*****/	char			
		2	quit = FALS	SE,		
/**** Board Initialisation ****/			str[10];			
<pre>void init_series_pcb(void);</pre>			signed int			
			i, count =	0;		
/**** State Functions ****/						
<pre>void StateInit(void);</pre>						
<pre>void StateStop(void);</pre>			•	itialization for the	e board	*/
<pre>void StateRun(void);</pre>			<pre>iib_init();</pre>			
<pre>void StateRampUp(void);</pre>			init_series_pc	b();		
<pre>void StateRampDown(void);</pre>						
<pre>void StateFault(void);</pre>				rrupt vectors */		
<pre>void StateIsolated(void);</pre>				or(INT2Service,INT2)		
<pre>void StateOpenCont(void);</pre>			set_GISR_vecto	r(INT4Service,INT4)	; /* Zero Crossing Inte	
<pre>void StateCloseCont(void);</pre>			set_SISR_vecto	or(XINT1_int,INT6,XI	NT1_ISR); /* Over DC Bus Volt.	Fault */
<pre>void StateOpenTriac(void);</pre>						
			TriacReset();	/	 Reset the triac latch 	*/
/**** Voltage Regulator Functions	****/	1				
double round(double);			puts("\n\n\t3	phase PWM for Serie	s Injection\n\t\tVersion " VERS	ION "\¤");
			-			
/**** Serial port display of variation	ables ****/	1	<pre>print_help();</pre>		* Also initialises display	*/
<pre>void init_display(void);</pre>		L	set_ledout(LED)_OFF,LOAD); /	* Turn all leds off	*/
<pre>void display(void);</pre>			state = &State		* Initialize state machine	*/
void display_state(funcPtr state)	;	1	ZX_state = ZX_	-	* Initialize ZX state	*/
void display_fault(unsigned int f				- GATE_FAULT LC_VDC	:1;	
<pre>void print_help(void);</pre>		1	fault_init (tes			
int keyboard(void);	/* Handles serial port input	*/	PWM_Init();			
void buttons(void);	/* Checks for and handles buttons	*/	EnableInts();			
·						
/**** Zero Corssing Functions ***	*/		while (quit !=	= 1)		
void display_sync(unsigned int sta		<u>1</u>		-		
	- ,	l l	display();	: /	* Update serial port display	*/
/**** Misc ****/		l l	(*state)()		* Call state function	*/
void wait(unsigned int count);	/* Kills Time	*/	(+state)() quit = key		* Handle keyboard input	*/
	,	-/	dare - vol	,		-

CODE	
Set freq. and magnitude references	*/
*****	**/
FINITIONS	*/
***************************************	**/
*****	**/
	*/
the background software	*/
÷	*/
Initialization Added	+/
rupt Serive Routine 4 Added for ZX	*/
initialisation added	*/
amated with main() from old pwmmain.	c*/
ed to work with CS-IIB/MiniDSP board	

set_refs(); /* Set freq. and magnitude references */ } return 0; } /* End main */ /* NAME: init_series_pcb() */ /* RETURNS: void */ /* DESCRIPTION: Sots up the PCB board on startup */ /* NOTES: Replaces the standard VSI version in mu_pcb.h */ /* HISTORY: 01/12/2000 MN Created from function in mu_pcb.h */ /* 27/11/2001 MN Altered to suit CS-IIB */ void init_series_pcb(void) Ł set_waitstates(WAITSTATES_PS, WAITSTATES_DS, WAITSTATES_IS, WAITSTATES_EX); reg(OCRA) = 0x130f; /* 0001 0011 0000 1111 */ /* \ /E 1811 \ _/ \ _/ */ /* | | | | | | | / ++-- use IOPAO-3 as ADC in */ /* | | |||| +----- not used */ /* | | | |++----- IOPB0&1 as PWM outputs */ /* | | ++----- IOPB2&3 as dig out */ /* | +----- IOPB4 as T2PWM (S&H trig.) */ /* +----- IOPB5-7 as dig out */ reg(OCRB) = 0x00fd; /* 0000 0000 1111 1101 */ /* \ / \|\| |||+- ADCSOC */ /* \mathbf{V} | | | |+-- not used */ /* | | ++--- IOPC2&3 as dig out 1 */ | +---- CAP1 & CAP2 /* - 1 */ /* +---- IOPC6&7 as CAP3 and CAP4 1 */ /* +----- not used */ reg(PBDATDIR) = 0xff00; reg(PCDATDIR) = 0xce00; /* Bits are outputs except for bits 0,4,5 */ reg(GPTCON) = 0xe04c; /* Set sample and hold to sample */ /* Set up port for to suit SROM reg(SPIPC1) = 0x11; /* 0001 0001 /* |||| |||+-- SPICLK data dir is output /* |||| ||+--- SPICLK is an I/O pin /* |||| |+---- pin is output 0 */ /* |||| +---- current value of SPICLK */ /* ++++---- as above for SPISTE */ reg(SPIPC2) = 0x10; /* as SPIPC1 but for SPISIMO (hi) and SPISOMI (lo) */ WriteControlLatch(0,LOAD) ; set_ledout(0,LOAD);

} /* End init_series_pcb */

D.2. PWMBACK.C: C BACKGROUND

/++	******		********	
/+	NAME:	aet_refa()		*/
/*		void		*/
/*			and magnitude references to the inter	
/*	NOTES :		re defined in pwmint.c and declared in	
/*		pwm.h .		*/
/*	HISTORY:		Const V/Hz romoved	*/
1*			Filter Parameter Set Function added	*/
/*			PI Gain Variable Set Function added	
			*********	*****/
	d set_refs(vo	14)		
ł				
	sw_freq = Se	tSwFroq(sorial_fs	w);	
	frøq = GetFr	eq(sw_freq);		
	mod_depth =	serial_mag;		
} /	* End scale_r	efa */		
/**	*****	*****	******	*****/
/*	NAME:	display()		*/
		void		*/
/*	DESCRIPTION:	Displays variabl	es and state through serial port	*/
/*		Case O never hap		*/
/*	HISTORY:	23/11/2000 MN	Const V/Hz removed	*/
			***********	******/
	id display(voi	d)		
ł	.			
	display_step			
	scale3 = SCA	ong)Vs_sum*(long)	100m343)>>16.	
	switch(disp]	-	GC(150///***)	
	{ case 1:	<pre>puts(" "); brea</pre>	ak:	
		if (mag_Vs>0)		
		-	SHIFT5, SCALE2, 0);	
		else		
		<pre>putd(mag_Vs);</pre>	break;/* Display Source Vo	1t. */
	case 3:	<pre>puts("V ");</pre>	break;	
	case 4:	putf(mod_depth<	<pre></pre>	Volt.*/
	COOL FI	<pre>puts("V ");</pre>	break;	
		puts(v), putf(freq,256,1)	-	
		puts("Hz ");	break;	
		<pre>putu(sw_freq);</pre>	break;	
		<pre>puts("Hz ");</pre>	break;	
		display_state(st		
		: puts(" ");	break;	
		display_sync(ZX		
		: puts(" ");	break;	
		: putd(phase_trim)); break;	
		: puts(" ");	break;	

buttons();

CODE	
*****	***/
	*/
	*/
magnitude references to the interrup	st*/
fined in pwmint.c and declared in	*/

```
preax
```

case 16: putu(mag_bak); case 17: puts(" $\r"$); default:display_step = 0;

break; break;

} /* End display */

```
/* NAME:
              StateIsolated()
/*
   RETURNS:
              void
/*
   DESCRIPTION: State used to keep the inverter isolated from the primary */
/*
   NOTES:
/*
   HISTORY:
              12/12/2000 MN Created
                                                              +/
              14/12/2000 MN Triac Trip Fault Tost Removal Added
/*
                                                             */
1*
              10/12/2001 MN Fault checking flow changed
                                                              */
void StateIsolated(void)
{
   tested_faults &= TRIAC_TRIP;
   chack_faults(tested_faults);
   CloseContactor();
   /*TriacLatch();*/
   if (!is_isolated)
   Ł
      tested_faults |= LOST_SYNC;
      ClearFaults();
      check_faults(tested_faults);
      if (GetFaults()&tested_faults)
      £
          PWM_Stop();
          puts("\nCannot Un-Isolate as there is a fault condition.n");
          display_fault(check_faults(tested_faults));
          is_isolated = TRUE;
      }
      else
      {
          state = &StateInit;
} /* End StateIsolated */
```

/* NAME: StateInit() /* RETURNS: void /* DESCRIPTION: State used to initialise PWM variables /* NOTES: On completion state is changed to "StateStep". /* HISTORY: 14/12/2000 MN Triac Trip Fault Test Removal Added void StateInit(void) ۰f

D.2. PWMBACK.C: C BACKGROUND

mod_depth = mag_Vn; mog_bak = mag_Vo; SotMag(mag_bak); PWM_Init(); EnableInts(): TriacLatch(); tested_faults &= "TRIAC_TRIP; state = &StateOpenCout; is_running = FALSE; } /* End StateInit */

/* NAME: StateOpenCont() /* RETURNS: void /* DESCRIPTION: State used to wait for contactor to open /+ NOTES: 12/12/2000 MN Created /* HISTORY: /* void StateOpenCont(void) check_faults(tested_faults); if (GetStatus() == -1) ł PWM_Stop(); state = &StateIsolated; CloseContactor(); display_fault(check_faults(tested_faults)); } else if (is_iso)ated) ſ CloseContactor(); state = &StateCloseCont; } else £. PWM_Stop(); TriacLatch(); tested_faults &= "TRIAC_TRIP; OpenContactor(); if (ContOpened()) ſ state = &StateOpenTriac; } }

£

} /* End StateOpenCont */

```
/* NAME:
                StateCloseCont()
/* RETURNS:
                void
/* DESCRIPTION: State used to wait for contactor to close
```

208

}

+/ */ */ Once contactor is open, state becomes StateOpenTriac */ */ 14/12/2000 MN Triac Trip Fault Test Removal Added */

puts ("\nFault During Contactor Opening. Closing Contactor!\n");

*/ */

/* (()nOdostw2!) ii este /+ (qotSetet2& = etete /* else if(is_isolated) FUM_OFF(); ;tivefetet2% = etete } (1- == ()sutstab) 11 state_led(LED_RUN); } (biov)qUqmeAstst biov :YAOT21H */ .beveidos si ebutigem bebnemeb */ /* litau ro bauol si flush a readie litau bled si etst? * MOLES: /* A* DESCRIPTION: State used to ramp up the demanded magnitude /* ρτον SNHUTAR */ /* ()qUqmsHətst2 :3WAN */ /* * GotSetete bn3 *\ { { ?()JISJ2_MW9 * state = &StateRun; /* Go directly to Run State */ *;qUqmeAstst& = state */ tested_faults |= LOW_DC_VOLTS; əstə tested_faults &= "LOW_DC_VOLTS; /* (evomer_obV)li /* /* /* (()aOdotiv2) ii esie /* /* ; troDesoLDetat22 = etata (betaloei_ei)li oele FWM_OFF(); ; tlus Tete = etsta (1- == ()sutst2190) li cpeck_faults(tested_faults); {(Xed_Bem)geMte2 азе тод жизе лав mod_depth = mag_Va; (biov) qotSetate biov when coming from the fault state /* *XNOTEIH */ /* /* . Бечеговт ві риншись тала Голтатке 1+ */ 1* ns to bruot at studt a redate from bled at east /* :salow */ APPENDIX D. SERUES DSP SOFTWARE 108 D.2. PWMBACK.C: C BACKGROUND CODE

```
** DESCRIPTION: Furtion called when inside a Stop State
                                         pţor
                                               SNHALTH */
                                    ()qofSetst2
                                                 :==== **
\* SeiTraq0etst8 ba3 *\ {
                                                    £
                                    state = $StateFault;
               ;("n/stil neq0 tonne3 .beene8 qil VUMn/")stuq
                                                    }
                                                  əstə
                                    (qotSetså = etste
                              ; GIAT_OALAT =| stimet_betset
                                         ;() teaeflocitT
                                          :()dot2_MW9
                                          ()trai_MW9
                                                    }
                                    (()beqqiTivoM!) ii esle
                                          FWM_Stop();
                                    ;JIusTete% = otsta
                                                    }
                                     (1- == ()sutstab) li
                                 check_faults(tested_faults);
                                      (biov)saiTraqUetete biov
14/12/2000 MN Trisc Trip Fault Test Inclusion Added
                                                       */
                                               :YAOT21H */
                          12/12/2000 MN Created
            Once triac is open, state becomes StateStop
                                                 SETON */
                 /* DESCRIPTION: State used to wait for triac to open
                                         ртол
                                               SNHULEH */
                                ()csiTneqDetst2
                                                  \* NVWE:
/* fmd StateCloseCont */ {
                                                    {
                                 ;betslosletsi2% = etsts
                                       ( ()beeofOtnoO ) li
                                         ()loseContactor();
                                             ;()qot2_MW9
                                      (biov) # Conclosed biov
*/
\* noithings ling a study of bebbs gots_MW9 NM 100$\$1\01
                                                       */
                           12/12/2000 MN Created
                                               :YAOTSIH */
     Once contactor is closed, state becomes Statelsolated
                                                 + NOLES:
```

display_fault(check_faults(tested_faults)); /* vhile(kohit()) getc(); } op ; GIAT_DAIAT =4 stime1_betest ;(TJUAT_D31)be1_etste } (biov) flus feterault (void) 14/12/2000 MN Triac Trip Fault Test Removal Added :YAOTSIH */ 14 .93873 qota edt */ /* Once cleared and acknowledged, the next state is given to */ :SETON */ a fault has not been acknowledged. */ /* 1* /* DESCRIPTION: State used whilst a fault condition is held and also when */ /* ptov '* BETURUS: /* ()tiusfeteRault() :=MAN *\ 1. /* End StateRampDown */ { { {(Asd_gem)geMiol asg_bak -- Asg_ssm əstə qot2stat2å = state bedsinil gniques *\ /* FWM_Stop(); ; (Xed_gam) geMte2 ;eV_yem = Aed_yem /* else if (mag_bak < MAG_STEP) /* /* ;qUqmeAstst2\$ = etste /* /* (()nOdosiv2) ii este /* tested_faults &= "LOW_DC_VOLTS; ;qotSetst2å = etste (betaloei_si)li eele FUM_OFF(); ;JIusTete# &StateFault; (1- == ()sutstat) li state_led(LED_RUN); } 1+ (biov) awo dqme Restars blov :YSOTSIH *\ 1. .tiust a to ease of a fault. */ /* ** at tud , hnammon qote lantata an external stop command, but is */ * NOLES: +* DESCRIPTION: State used to ramp down the demanded magnitude /* SNAUTAN */ μτον 1* D.2. PWMBACK.C: C BACKGROUND CODE 303 APPENDIX D. SERIES DSP SOFTWARE

```
() awoldmenstated
                                                    : WAN */
/* End StateRun */ {
                                                       £
                                        ; (%ed_gem)geMt92
                                      nag_bak = nod_depth;
                                                       }
                                                     este
                 bedainil gniqmeA *\
                                       ; qordesseres = etste
              /* Bypass StateRampDown
                                            FWM_Stop();
                                \*:mvolqmsAstst& = stste*/
                                                       )
                                        (()nOnotival) li esle
                                      tqotSetat2% = etste
                                         (betslosi_zi) i sels
                                             FUR_OFF();
                                      state = $StateFault;
                                                       }
                                       (1- ⇒= ()sutst300) li
                                         state_led(LED_RUN);
                                             (biov) nufets biov
:XHOISIH */
                            stop command is reached.
                                                          */
      State is held until either a fault is found or until
                                                    SELON */
      ** DESCRIPTION: State is held whilst PWM is switching with no faults
                                           biov
                                                  ** RETURNS:
                                      () nuñetet2
                                                    '* NAME:
\* End StateRampUp *\ {
                                                       Ł
                                        ; (Med_gem)geMt92
                                      Hag_bak += MAG_STEP;
                                                       }
                                                     əsŢe
                 bodainil gaigmeff *\
                                       ; nufietetes = etste
                                        SotMag(mag_bak);
                                      mag_bak = mod_depth;
                                  else if (mag_bak > mod_depth)
                                   ;nwodqmsAstst2% = stste
                                                       Դ
```

puts("Press any key to reset/Spacebar to isolate.\n"); PWM_OFF(): /* Gates should already be all off by now anyway */ while((!kbhit()) && (!IsolatePressed())) Ł digin = ReadDigIn(); if((getc() == ' ') || IsolatePressed()) ſ CloseContactor(); is_isolated = TRUE; break; } } while (check_faults(tested_faults) != NO_FAULT); print_help(); if (is_isolated) state = &StateCloseCont; eĭse state = &StateOpenTriac; tested_faults k= ~LOW_DC_VOLTS; ClearFaults(); is_running = FALSE; } /* End StateFault */ /* NAME: init_display() /* RETURNS: void /* DESCRIPTION: Sets up heading for variable display and resets rotating */ variable display counter. /* NOTES: /* HISTORY: void init_display(void) puts("\n\n mod freo Ki \n"); sw frea state ZX_State Kp display_step = 0; } /* End init_display */ /* NAME: display_state() /* RETURNS: void /* DESCRIPTION: Function used to display the text for the current state. */ /* NOTES: /* HISTORY:

D.2. PWMBACK.C: C BACKGROUND CODE

```
if (state == &StateInit)
                                 puts("Init
                                               <sup>a</sup>):
                                 puts("Stop
                                               ");
   else if (state == &StateStop)
   else if (state == &StateRampUp)
                                 puts("Ramp Up
                                               ");
   else if (state == &StateRun)
                                               ");
                                 puto("Run
   else if (state == &StateRampDown)
                                 puts("Ramp Down ");
                                              ");
   else if (state == &StateFault)
                                 puts("Fault
   else if (state == &StateUpenCont)
                                 puts("OpenCont ");
   else if (state == &StateCloseCont)
                                 puts("CloseCont ");
   elso if (state == &StateOpenTriac)
                                 puts("OpenTriac ");
   else if (state == &StateIsolat^d)
                                 puts("Isolated ");
   else puts(" ??? ");
) /* End display_state */
/* NAME:
              display_fault()
/* RETURNS:
              void
/* DESCRIPTION: Function used to display the text for the ZX state.
/* NOTES:
/* HISTORY:
              08/12/2001 MN Created
void display_fault(unsigned int fault_type)
£
   puts("\nFault Value: "); putu(GetFaults());
   puts("\nMasked Fault: "); putu(fault_type); putc('\n');
   if (fault_type&GATE_FAULT ) puts("PDPINT
                                            \n");
   if (fault_type&LC_VDC1
                           ) puts("Over DC
                                            \n");
   if (fault_type&LOST_SYNC
                          ) puts("Lost Sync
                                            \n");
   if (fault_type&LOST_SUPPLY ) puts("Lost Supply \n");
   if (fault_type&CONTACT_FAULT) puts("Contact Fault\n");
   if (fault_type&TRIAC_TRIP ) puts("Triac Trip \n");
   if (fault_type&LOW_DC_VOLTS ) puts("Low DC Volts \n");
   if (fault_type&HIGH_DC_VOLTS) puts("High DC Volts\n");
   putc(' n');
} /* End display_fault */
/* NAME:
              display_sync()
/* RETURNS:
              void
/* DESCRIPTION: Function used to display the text for the ZX state.
                                                               */
/* NOTES:
                                                               */
/* HISTORY:
              13/12/2000 MN Created
vcid display_sync(unsigned int state)
    if (state == ZX_LCST)
                           puts("ZX Lost ");
    else if (state == ZX_EST)
                          puts("ZX Est. ");
    else if (state == ZI_SYNC) puts("ZX in Sync");
    else if (state == ZX_PHASE) puts("ZX Phase ");
```

```
else if (state == ZX_FREQ) puts("ZX Nudge f");
else if (state == ZX_LOCK) puts("ZX Lock ");
else if (state == ZX_MISC) puts("ZX Realloc");
else
```

٢.

void display_state(funcPtr state)

/*

-{

*/

*/

*/

*/

*/

*/

D.2. P

```
{
       putxx((unsigned int)scato);
       puts(" ?
                     ");
   }
} /* End display_sync */
/* NAME:
               keyboard()
/* RETURNS:
                intoger - 1 on a quit command and 0 otherwise
   DESCRIPTION: Takes user keboard commands from the serial port and
/*
/*
               updates corresponding variables where appropriate.
/*
   NOTES:
   HISTORY:
               23/11/2000 MN Const V/Hz removed
/*
/*
               24/11/2000 MN Contactor Code Added
/*
               01/12/2000 MN Triac Latch and Reset added
/*
               12/02/2001 MN Quit Unisolated Lock added for security
/*
               22/04/2002 MN 5th/7th Harmonic VL P+R toggle added
/*
               23/04/2002 MN 9th/11th/13th Harmonic VL P+R toggle added*/
/*
               24/04/2002 MN Vdc volts removal mode toggle added
int keyboard(void)
Ł
    char c,i,j;
    int ret_val = 0;
   if (kbhit())
   £
       c = getc();
       switch(c)
       £
           case 'i': if (serial_mag < MAG_MAX-1 ) serial_mag+= 1; break;</pre>
           case 'I': if (serial_mag < MAG_MAX-25) serial_mag+=25; break;</pre>
           case 'm': if (serial_mag > MAG_MIN+1 ) serial_mag-= 1; break;
           case 'M': if (serial_mag > MAG_MIN+25) serial_mag-=25; break;
           case '1': if (serial_ff < FF_MAX-12 ) serial_ff += 12; break;</pre>
           case 'L': if (serial_ff < FF_MAX-256 ) serial_ff +=256; break;</pre>
           case 'j': if (serial_ff > -FF_MAX+12 ) serial_ff -= 12; break;
           case 'J': if (serial_ff > -FF_MAX+256 ) serial_ff -=256; break;
           case '>': if (serial_fsw < FSW_MAX ) serial_fsw+=0; break;</pre>
           case '<': if (sorial_fsw > FSW_MIN ) serial_fsw==0; break;
           case 'R':
               if(Vdc_remove) {
                  Vdc_remove = FALSE;
                  puts("\n\n - Closed loop control mode -\n\n");
              }
               else {
                  Vdc_remove = TRUE;
                  puts("\n\n - Open loop Vdc removal mode\n\n");
              }
               break;
           case 'v': phase_trim-=25; break;
           case 'b': phase_trim+=25; break;
           case 'f':
               if(Feedforward) {
```

ACK.C: C BACKGROUND CODE	3
Feedforward = FALSE;	
•	
<pre>puts("\nFeedforward OFF\n");</pre>	
} -}	
else {	
Foodforward = TRUE;	
<pre>puts("\nFeedforward ON\n");</pre>	
}	
break;	
case 'F':	
if(Foedback) {	
Feedback = FALSE;	
<pre>puts("\nFeedback OFF\n");</pre>	
}	
else {	
Feedback = TRUE;	
<pre>puts("\nFeedback ON\n");</pre>	
} }	
break;	
case '5':	
if(ON_5th) {	
$ON_5th = FALSE;$	
<pre>puts("\n5th Harmonic Feedback OFF\n");</pre>	
}	
else {	
$ON_5th = TRUE;$	
$g_{idx} = 0;$	
$g_{con} = GRAB_{GO};$	
<pre>puts("\n5th Harmonic Feedback ON\n");</pre>	
}	
break;	
case '7':	
if(ON_7th) {	
$ON_7th = FALSE;$	
<pre>puts("\n7th Harmonic Feedback OFF\n");</pre>	
}	
else {	
$ON_7th = TRUE;$	
$g_{idx} = 0;$	
$g_{con} = GRAB_GO;$	
<pre>puts("\n7th Harmonic Feedback ON\n");</pre>	
}	
break;	
case '9':	
if(ON_9th) {	
$ON_9th = FALSE;$	
<pre>puts("\n9th Harmonic Feedback OFF\n");</pre>	
}	
else {	
$ON_9th = TRUE;$	
$g_idx = 0;$	
$g_{con} = GRAB_{GO};$	
<pre>puts("\n9th Harmonic Feedback ON\n");</pre>	
}	
break;	
case '1':	
if(ON_11th) {	

306

*/

D.2. PWMBACK.C: C BACKGROUND CODE

```
ON_11th = FALSE;
        puts("\n11th Harmonic Feedback OFF\n");
   }
    else {
       ON_11th = TRUE;
       g_idx = 0;
       g_con = GRAB_GO;
        puts("\n11th Harmonic Feedback ON\n");
   }
    break;
case '3':
   if(ON_13th) {
        ON_13th = FALSE;
        puts("\n13th Harmonic Feedback OFF\n");
   }
    else {
       ON_13th = TRUE;
       g_idx = 0;
       g_con = GRAB_GO;
       puts("\n13th Harmonic Feedback ON\n");
   }
   break;
case 'a':
    if(ON_damp) {
       ON_damp = FALSE;
       puts("\nActive Damping OFF\n");
   }
    else {
       ON_damp = TRUE;
       g_idx = 0;
       g_con = GRAB_GO;
       puts("\nActive Damping ON\n");
   }
   break;
case 'p':
   if(Proportional) {
       Proportional = FALSE;
        puts("\nFeed-back Proportional OFF\n");
   }
    else {
       Proportional = TRUE;
       g_idx = 0;
       g_con = GRAB_GO;
       puts("\nFeed-back Proportional ON\n");
   }
   break;
case 'q':
                                /* Quit
    PWM_Stop();
   DisableInts();
   if (is_isolated) {
       ret_val = 1;
        puts("\n");
        CloseContactor();
   3
```

else {

$is_1solated = TRUE;$
state = &StateCloseCont
puts ("\nNot in isolated a
}
) break;
case 'h':
print_help();
break;
case 'd':
is_running = FALSE;
break;
Case 'e':
is_running = TRUE;
break;
CaBe 't':
TriacLatch();
tested_faults &= "TRIAC_TRIP
<pre>puts("\nTriac Latched\n");</pre>
break;
case 'r':
TriacReset();
tested_faults = TRIAC_TRIP;
<pre>puts("\nTriac Reset\n");</pre>
break;
case 'u':
is_isolated = FALSE;
puts("\nUn-Isolate Requested
break;
case ; ;;
is_isolated = TRUE;
puts("\nIsolate Requested.\n
break;
case 'c':
$g_idx = 0;$
$g_{con} = GRAB_READY;$
<pre>puts("\nGrab cleared\n");</pre>
break;
case 'g':
<pre>puts("\nGrab started\n");</pre>
$g_idx = 0;$
$g_{con} = GRAB_GO;$
break;
case 's':
puts("\n\ni\ti\t2\t3\t4\t5\t
for (i=0; i <g_count; i++)<="" td=""></g_count;>
{
putd(i);
for (j=0; j <c_slze; j++)<="" td=""></c_slze;>
ť
putc('\t');
<pre>putd(g[i][j]);</pre>
}
putc('\n');
}
break;

}

a da 🕂 🖓 da da terra da

2

eCont;

plated state to quit. Isolating Now. \n");

/* Help */ /* Disable switching */ /* Enable switching */ /* Latch Triac */ AC_TRIP; l\n"); /* Reset Triac */ C_TRIP; ı"); /* Request to Unisolate System */ quested.\n"); /* Request to Isolate System */ sted.\n"); */ /* Clear grab code \<u>n</u>"); */ /* Start grab now \n"); /* Show grabbed data to serial */ \t4\t5\t6\t7\t8\t9\t10\n"); i++)

} return ret_val;

} /* End keyboard */

```
/* NAME:
            buttons()
                                                       */
/*
  RETURNS:
            void
  DESCRIPTION: Checks for external start and stop buttons and updates
/*
                                                       */
            corresponding variables where appropriate.
/*
                                                       */
/* NOTES:
                                                       */
/* HISTORY:
            24/11/2000 MN Initial Creation
                                                       */
void buttons(void)
£
   digin = ReadDigIn();
   if( UnIsolatePressed() )
   ſ
     is_isolated = FALSE;
                                /* Request to Unisolate System */
     puts("\nUn-Isolate Requested.\n");
  ŀ
   if( IsolatePressed() )
  {
     is_isolated = TRUE;
                                /* Request to Isolate System */
     CloseContactor();
     puts("\nIsolate Requested.\n");
  if( StartPressed() && (!StopPressed()) && (!is_isolated) )
  {
     OpenContactor();
     is_running = TRUE;
  }
  if( StopPressed() )
  {
     is_running = FALSE;
  }
} /* End buttons */
/* NAME:
            print_help()
                                                       */
/* RETURNS:
            void
                                                       */
/* DESCRIPTION: Outputs the help information to the serial port.
                                                       */
/* NOTES:
                                                       */
/* HISTORY:
            23/11/2000 MN Const V/Hz removed
void print_help(void)
```

puts("\n\n\th\tHelp.\n");

£

D.2. PWMBACK.C: C BACKGROUND CODE

puts("\tq\tQuit.\n"); puts("\te\tEnable switching, \n"); puts("\td\tDisable switching.\u"); puts("\ti/I\tVoltage Reference slow/fast increase.\n"); puts("\tm/M\tVoltage Reference slow/fast decrease.\n"); puts("\tl/L\tRef freq slow/fast increase.\n"); puts("\tj/J\tRef freq glow/fast decrease.\n"); puts("\t>\tSwitching freq increase (Disabled).\n"); puts("\t<\tSwitching freq decrease (Disabled).\n");</pre> puts("\tc\tClear Grabbed Data.\n"); puts("\tg\tGrab Data.\n"); puts("\ts\tShow Grabbad Data to Serial Port.\n"); puts("\tu\tUn-Isolate the system.\n"); puts("\tv\tPhase Trim Subtract.\n"); puts("\tb\tPhase Trim Addition.\n"); puts("\tR\tToggle between Closed loop and Vdc removal modes.\n"); puts("\tf\tToggle Feedforward Voltage Compensation DN/OFF\n"); puts("\tF\tToggle Feedback Fundamental Voltage Compensation ON/OFF\n"); puts("\tp\tToggle Proportional Feedback Voltage Compensation ON/OFF\n"); puts("\t5\tToggle 5th Harmonic Voltage Compensation ON/OFF\n"); puts("\t7\tToggle 7th Harmonic Voltage Compensation ON/OFF\n"); puts("\t9\tToggle 9th Harmonic Voltage Compensation ON/OFF\n"); puts("\t1\tToggle 11th Harmonic Voltage Compensation ON/OFF\u"); puts("\t3\tToggle 13th Harmonic Voltage Compensation ON/OFF\n"); puts("\tSpace Bar:\tIsolate the system.\n");

init_display();

} /* End print_help */

D.3. FILTERS.ASM: ASSEMBLER DIGITAL FILTER CODE

	************************************	5 m	l_7th	1	;	4						
	l filter functions for use with C code	*	word	-25252, -32	77 ;	A_Del~[~a	a2 -a1]	P+Res D;	10kHz/1	5Hz/271	3/3/7th	•
		65			1							
	ersity, Power Electronics Group	B_Del	l_Oth		;					_		
Author: M.Newman			.word	38, 303, 1	;	B_Del=[b(0 b1 b2]	P+Res D:	10kHz/1	.5liz/2^1	3/2/9th	i.
File: filters.asm		λ_Dei	A_Del_9th									
History:			word	-10398, -26	60 ;	A_Del=[-;	a2 -a1]	P+Res D:	: 10kHz/1	1.6Hz/2^1	.3/2/9th	Å.
07/08/2001 MN ~ Initial					-							
10/08/2001 MN - IIR_1st:	t2 added	в Ба	l_11th		,							
10/08/2001 MN ~ IIR_2nd and IIR_2ndx2 added 22/08/2001 MN ~ DFII delta filter function added		6	.word 37, 300, 1 ; A_Del_11th ;			; B_Del=[b0 b1 b2] P+Res D: 10kHz/1.5Hz/2~13/2/11th						
14/11/2001 MN - 4 x cro	is coupled StatRF delta filter fcn added			-15609, -39	377 .	A_Del=[o7 -o11	P+Ros D	10084/	L.5H=/2*	3/2/11+	ch
	lpped down for use with P+Resonant Code		.word	-10008, -38	ar ;	WTDet=(at -ail	Litter ti	. IVAU#/			140
	and order IIR shift filter added				;							
	Resonant Filter Implemented and tested		1_13th		;						0101404	
	A/13th P+R Filter Implemented and tested		.word 37, 296, 1		;	; B_Del=[b0 b1 b2] P+Res D: 10kHz/1.5Hz/2^13/2/13th						
	•	A_De	1_13th		1							
	Resonant Filter Implemented and tested		.word	-21529, -54	41 ;	A_Del≈[-	a2 -a1]	P+Res D	: 10kHz/	1,5Hz/2*	13/2/131	:h
	all 5th/7th/9th/11th/13th P+Rs Impl. & tested				;							
	tal P+R filters added for feedback trimming				1							
26/06/2003 MN - Addition	al coefficient options added	jh_F	IR			7th Harm	onic und	iamped P+	R FIR co	efficien	ts	
		C	.word	4797, 4447	•			1222,	154,	-921,		
**************	************************		.word	-3687, -4307	•		-4855,	-4570,	-4065,	-3365,	-2502,	
				-463, 616	•		3476,	4150,	4625,	4876,	4893,	
. void Delta_2nd(signed int*	argi) argi> [y x x2 x1 x0 *]		.word	•	•		769,	-309,	-1371,	-2368,	-3250,	
		i i	word	4231, 3583	-			-			-1072,	
. void Delta 2nd v2(signed)	t* argi) argi> [y x x2 xi x0 *	8 ;	.word	-4511, -4820	-		-4379,	-3787,	-3013,	-2093,		
		;	.word	1072, 2093	-		4379,	4761,	4913,	4828,	4511,	
	y x x2 x1 x0 *]		.word	3250, 236			-769,	-1809,	-2763,	-3583,	-4231,	
			.word	-4893, -4870	-		-3476,	-2634,	-1665,	-616,	463,	
• • • • • • • • • • • • • • • • • • • •	***************************************		.word	2502, 336	, 4065 ,	4570,	4855,	4906,	4720,	4307,	3687,	
			.word	1952, 92	-154	-1222,	-2231,	-3133,	-3884,	-4447,	-4797,	
Typical calling process r =			.word	-4797, -444	•		-2231,	-1222,	-154,	921,	1952,	
· · ·	lways equals 1 entering into a function		.word	3687, 430	•		4855,	4570,	4065,	3365,	2502,	
BLKD _arg2+0,*+			.word	463, ~61	•	-2634,			-4625,	-4876,	-4893,	
BLKD _arg1+0,*+ <- argum	ents pushed on stack in reverse order		.word	-4231, -358	-		-769,	309,	1371,	2368,	3250,	
CALL _IIR	-						4379	3787,	3013,	2093	1072,	
SBRK 2		5	.word	4511, 482	-			-4761,	-4913,	-4828,	-4511,	
LDPK _r		1 i		-1072, -209			-4379,		-	-	-	
	t returned in low acc.	;	.word	-3250, -236	•		769,	1809,	2763,	3583,	4231,	
5A05 _1 <- 1630.	N IGATWER IN TAM 490.	I ;	.word	4893, 487		-	3476,	2634,	1665,	616,	-463,	
			.word	~2502, ~336	5, -4065	-4570,	-4855,	-4906,	~4720,	-4307,	-3687,	
·千平不不不不不不不不不不不不不不不不不不不不不不不不不不不不不不不不不不不不	***************************************		.word	-1952, -92	i, 154	, 1222,	2231,	3133,	3884,	4447,	4797,	
AA						:						
.text	; For macd one coefficient table must be	:	.globl	_FIR_200T		; 200 Tap	FIR filt	ter				
	; defined in program space (ie. Values A & B)		-			;						
el	;					•						
.word 1762, 8017, 1654	; B_Del=[b0 b1 b2] P+Res D: 10kHz/1.5Hz/2^14/5/fund	.	globl	_Delta_5th		; Single :	second of	rder Delt	a Filter			
		<u>#</u>		_Delta_7th		; Single :	second or	rder Dalt	a Filter	•		
el	;					; Single :						
.word -16544, -1175	; A_Del=[~a2 -a1] P+Res D: 10kHz/1.5Hz/2~14/5/fund			_Delta_9th		; Single : ; Single :						
				_Delta_11th		• 01,- • элийте ;		nden Dell	a filton	•		
				_Delta_13th		; Single :				•		
)o) 5th	2 •			_Delta_All		; 10 seco				al 4		
Del_5th	· · Π.Π-1[10, 14, 10] ΠΙΠ Ν. 401-14 ΓΠ- (0-40 /0/Γ4)		.globl	_Delta_2nd_	x2	; SOHz Rea	sonant f	ilters fo	or feedba	ACK TRIEN	ung	
.word 38, 614, 5	; B_Del=[b0 b1 b2] P+Res D: 10kHz/1.5Hz/2 ^{13/3/5th}					;						
Del_5th	;					;						
.word -12897, -1735	; A_Del=[-a2 -a1] P+Res D: 10kHz/1.5Hz/2^13/3/5th	王		*******	*******	*******	*******	*******	******	******	**	
		• # # #	******	**********	********	******						

312

D.3. FILTY RS.ASM: ASSEMBLER DIGITAL FILTER CODE

_Delta_5t	:h:	; Note: arp = 1 from calling process	ROL	; Us
			ROL	; Us
		;**** Setup Input Arguments ****	SACH *, 7, AR1	; St
SAR	AR1, *-	;*ar1 = ar1, ar1 :Put ar1 onto stack	SPM O	; Re
LAR	AR2, *+, AR2	; ar2 = *ar1, ar1++ :Load arg1 value into ar2	RET	; Re
ADRK		; Point arg2 to the second element		i
		1 · · · · · · · · · · · · · · · · · · ·	******	*****
		;**** Perform Multiplications ****		;
SPM	3	; Set PREG Shift mode to right shift by 6	_Delta_9th:	; No
	- *+, 7	; Load 'x' into 32bit Accum. with shift X left		;
21100		; X=7 for 13bit, X=8 for 14bit, X=9 for 15bit		;***
МРҮ	#O	; Multiply TREG by O to clear PREG	SAR AR1, *-	;*ar
RPT	#2-1		LAR AR2, *+, AR2	; ar
MAC		; Repeat the Multiply & Data Move X times	ADRK #1	; Po
APAC	A_Del_5th+0, *+	; Positive pma inc. & positive dma increment		:
ROL		; Add final result to Accumulator		;***
		; Use this for 14bit scaling or less	SPM 3	; Se
ROL		; Use this for 13bit scaling or less	LACC ++, 7	; Lo
	*, 7	; Store result x0 for use in delta shifts	LAUG ++, (; X•
LACL		; Set 32bit Accumulator to 0	NDV 40	; Mu
MPY	#0	; Multiply TREG by O to clear PREG	MPY #0	
RPT	#3-1	; Repeat the Multiply & Data Move X times	RPT #2-1	; Re
MAC	B_De1_5th+0, *-	; Positive pma inc. & negative dma increment	MAC A_Del_9th+0, *+	; Po
APAC		; Add final result to Accumulator	APAC	; Ac
MAR	*-	; Point ar2 to the dma address of y	ROL	; Us
ROL		; Use this for 14bit scaling or less	ROL	; U:
ROL		; Use this for 13bit scaling or less	SACH *, 7	; 5:
SACH	*, 7, AR1	; Store result back into arg1[0]	LACL #0	; 5
SPM	0	; Reset PREG Shift mode to no shift	MPY #0	; Mi
RET		; Return from function back to C code	RPT #3-1	; R
		;	MAC B_Del_9th+0, *~	; P
*******	******	***********	APAC	; A
·		;	MAR *-	; P
_Delta_7t	h:	; Note: arp = 1 from calling process	ROL	; U
		; · · · · · · · · · · · · · · · · · · ·	ROL.	; U
		;**** Setup Input Arguments ****	SACH *, 7, AR1	; S
SAR	AR1, *-	;*ari = ari, ari :Put ari onto stack	SPM O	; R
	AR2, *+, AR2	; $ar2 = *ar1$, $ar1++$:Load $arg1$ value into $ar2$	RET	; R
ADRK		; Point arg2 to the second element		;
	*1		******	*****
		; ;**** Perform Multiplications ****		;
SPM	3	; Set PREG Shift mode to right shift by 6	_Delta_11th:	; N
	*+, 7	· ·		:
LIROU	, r	; Load 'x' into 32bit Accum, with shift X left		;**
MPY	*0	; X=7 for 13bit, X=8 for '1bit, X=9 for 15bit	SAR AR1, *-	;*a
	#0	; Multiply TREG by 0 to clear PREG	LAR AR2, *+, AR2	; a
RPT	#2-1	; Repeat the Multiply & Data Move X times	ADRK #1	; F
MAC	A_Del_7th+0, *+	; Positive pma inc. & positive dma increment	ADAA #1	
APAC		; Add final result to Accumulator		, ;**
ROL		; Use this for 14bit scaling or less	SDV 2	; 5
ROL	_	; Use this for 13bit scaling or less	SPM 3	, L , T
	*, 7	; Store result x0 for use in delta shifts	LACC *+, 7	j 1. . W
LACL		; Set 32bit Accumulator to 0		; J
MPY	#0	; Multiply TREG by 0 to clear PREG	MPY #O	;)
RPT	#3-1	; Repeat the Multiply & Data Move X times	RPT #2-1	; E
MAC	B_Del_7th+0, *-	; Positive pma inc. & negative dma increment	MAC A_Del_11th+0, *+	; F
APAC		; Add final result to Accupulator	APAC	; 1
MAR	* -	; Point ar2 to the dma address of y	RCL.	; [
		-	E	

314

Use this for 14bit scaling or less Use this for 13bit scaling or less Store result back into arg1[0] Reset PREG Shift mode to no shift Return from function back to C code

Note: arp = 1 from calling process

Setup Input Arguments **** *** ar1 = ar1, ar1-- :Put ar1 onto stack ar2 = *ar1, ar1++ :Load arg1 value into ar2 Point arg2 to the second element

**** Perform Multiplications *** Set PREG Shift mode to right shift by 6 Load 'x' into 32bit Accum. with shift X left X=7 for 13bit, X=8 for 14bit, X=9 for 15bit Multiply TREG by O to clear PREG Repeat the Multiply & Data Move X times Positive pma inc. & positive dma increment Add final result to Accumulator Use this for 14bit scaling or less Use this for 13bit scaling or less Store result x0 for use in delta shifts Set 32bit Accumulator to 0 Multiply TREG by 0 to clear PREG Repeat the Multiply & Data Move X times Positive pma inc. & negative dma increment Add final result to Accumulator Point ar2 to the dma address of y Use this for 14bit scaling or less Use this for 13bit scaling or less Store result back into arg1[0] Reset PREG Shift mode to no shift Return from function back to C code

Note: arp = 1 from calling process

**** Setup Input Arguments **** *ari = ari, ari-- :Put ari onto stack ar2 = *ar1, ar1++ :Load arg1 value into ar2 Point arg2 to the second element

**** Perform Multiplications **** Set PREG Shift mode to right shift by 6 Load 'x' into 32bit Accum. with shift X left X=7 for 13bit, X=8 for 14bit, X=9 for 15bit Multiply TREG by 0 to clear PREG Repeat the Multiply & Data Move X times Positive pma inc. & positive dma increment Add final result to Accumulator Use this for 14bit scaling or less

D.3. FILTERS.ASM: ASSEMBLER DIGITAL FILTER CODE

		7	
ROL.	; Use this for 13bit scaling or less	SPM 3	; Set PRI
SACH *, 7	; Store result x0 for use in delta shifts		;
LACL #0	; Set 32bit Accumulator to 0		; Filter
MPY #0	; Multiply TREG by 0 to clear PREG	LACC ++, 7	; Load ':
RPT #3-1	; Repeat the Multiply & Data Move X times		; X=7 fo:
MAC B_Del_11th+0, *-	; Positive pma inc. & negative dma increment	MPY #0	; Multip
APAC	; Add final result to Accumulator	RPT #2-1	; Repeat
MAR *-	; Point ar2 to the dma address of y	MAC A_Dol_5th+0, *+	; Positi
ROL	; Use this for 14bit scaling or less	APAC	; Add fi
ROL	; Use this for 13bit scaling or less	ROL	; Use th
SACH *, 7, AR1	; Store result back into arg1[0]	ROL	; Use th
SPM 0	; Reset PREG Shift mode to no shift	SACH *, 7	; Store ; Set 32
RET	; Return from function back to C code	LACL #0	-
		MPY #0	; Multip
**************************************	******************	RPT = #3-1	; Repeat ; Positi
		MAC B_Del_5th+0, *-	; Add fi
_Delta_13th:	; Note: arp = 1 from calling process	APAC	; Point
		MAR *-	; Use th
	;**** Setup Input Arguments ****	ROL	; Use th
SAR AR1, *-	;*ar1 = ar1, ar1 :Put ar1 onto stack	ROL	; Ose th ; Store
LAR AR2, *+, AR2	; ar2 = *ar1, ar1++ :Load arg1 value into ar2	SACH *, 7	; Move a
ADRK #1	; Point arg2 to the second element	ADRK #7	; 1048 6
	; ;**** Perform Multiplications ****		; Filter
SPM 3	; Set PREG Shift mode to right shift by 6	LACC *+, 7	; Load '
LACC *+, 7	; Load 'x' into 32bit Accum. with shift X left		; X=7 fc
·	; X=7 for 13bit, X=8 for 14bit, X=9 for 15bit	MPY #0	; Multip
MPY #O	; Multiply TREG by O to clear PREG	RPT #2-1	; Repeat
RPT #2-1	; Repeat the Multiply & Data Move X times	MAC A_Del_5th+0, *+	; Positi
MAC A_Del_13th+0, *+	; Positive pma inc. & positive dma increment	APAC	; Add fi
APAC	; Add final result to Accumulator	ROL	; Use tl
ROL.	; Use this for 14bit scaling or less	ROL	; Use tl
ROL	; Use this for 13bit scaling or less	SACH *, 7	; Store
SACH *, 7	; Store result x0 for use in delta shifts	LACL #O	; Set 32
LACL #0	; Set 32bit Accumulator to O	MPY #0	; Multij
MPY #O	; Multiply TREG by O to clear PREG	RPT #3-1	; Repeat
RPT #3-1	; Repeat the Multiply & Data Move X times	MAC B_Del_5th+0, *-	; Posit:
MAC B_Del_13th+0, *-	; Positive pma inc. & negative dma increment	APAC	; Add f:
APAC	; Add final result to Accumulator	MAR *-	; Point
MAR *-	; Point ar2 to the dma address of y	ROL	; Use t
ROL	; Use this for 14bit scaling or less	ROL	; Use t
ROL	; Use this for 13bit scaling or less	SACH *, 7	; Store
SACH *, 7, AR1	; Store result back into argi[0]	ADRK #7	; Move
SPM 0	; Reset PREG Shift mode to no shift		3
RET	; Return from function back to C code		; Filte
	;	LACC *+, 7	; Load
;*************************************	************		; X≖7 f
	;	Mpy #0	; Multi
_Delta_All:	; Note: arp = 1 from calling process	RPT #2-1	; Repea
	;	MAC A_Del_7th+0, *+	; Posit
	;**** Setup Input Arguments ****	APAC	; Add f
SAR AR1, +-	;*ar1 = ar1, ar1 :Put ar1 onto stack	ROL	; Use t
LAR AR2, *+, AR2	; ar2 = *ar1, ar1++ :Load arg1 value into ar2	ROL	; Use t
ADRK #1	; Point arg2 to the second element	SACH *, 7	; Store
		LACL #0	; Set 3
	;**** Perform Multiplications ****	NPY #O	; Multi
	-		

316

PREC Shift mode to right shift by 6

er -- 1 --- A phase 5th 'x' into 32bit Accum. with shift X left or 13bit, X=8 for 14bit, X=9 for 15bit ply TREG by O to clear PREG at the Multiply & Data Move X times tivo pma inc. & positive dma increment inal result to Accumulator this for 14bit scaling or less this for 13bit scaling or less e result x0 for use in delta shifts 32bit Accumulator to O iply TREG by 0 to clear PREG at the Multiply & Data Move X times tive pma inc. & negative dma increment final result to Accumulator t ar2 to the dma address of y this for 14bit scaling or less this for 13bit scaling or less e result back into arg1[0] arg2 to point to 2nd element in next filter

er -- 2 -- B phase 5th 'x' into 32bit Accum. with shift X left for 13bit, X=8 for 14bit, X=9 for 15bit iply TREG by 0 to clear PREG at the Multiply & Data Move X times tive pma inc. & positive dma increment final result to Accumulator this for 14bit scaling or less this for 13bit scaling or loss re result x0 for use in delta shifts 32bit Accumulator to 0 iply TREG by 0 to clear PREG at the Multiply & Data Move X times tive pma inc. & negative dma increment final result to Accumulator nt ar2 to the dma address of y this for 14bit scaling or less this for 13bit scaling or less re result back into arg1[0] e arg2 to point to 2nd element in next filter

lter -- 3 -- A phase 7th ad 'x' into 32bit Accum. with shift X left 7 for 13bit, X=8 for 14bit, X=9 for 15bit ltiply TREG by 0 to clear PREG peat the Multiply & Data Move X times sitive pma inc. & positive dma increment d final result to Accumulator e this for 14bit scaling or less e this for 13bit scaling or less ore result x0 for use in delta shifts t 32bit Accumulator to 0 ltiply TREG by 0 to clear PREG

D.3. FILTERS.ASM: ASSEMBLER DIGITAL FILTER CODE

RPT	#3-1	; Repeat the Multiply & Data Move X times	MAC A_Del_9th+0, *+	; Posit
MAC	B_Del_7th+0, *-	; Positive pma inc. & negative dma increment	APAC	; Add 1
APAC		; Add final result to Accumulator	ROL	; Use t
MAR	*-	; Point ar2 to the dma address of y	ROL	; Use t
ROL		; Use this for 14bit scaling or less	SACH *, 7	; Store
ROL		; Use this for i3bit scaling or less	LACL #0	; Set 3
	*, 7	; Store result back into arg1[0]	MPY #O	; Multi
ADRK		; Move arg2 to point to 2nd element in next filter	RPT #3-1	; Repea
		i i i i i i i i i i i i i i i i i i i	MAC B_Del_9th+0, *~	; Posit
		; Filter 4 B phase 7th	APAC	; Add 1
LACC	*+, 7	; Load 'x' into 32bit Accum, with shift X left	MAR *-	; Point
		; X=7 for 13bit, X=8 for 14bit, X=9 for 15bit	ROL	; Use t
MPY	#0	; Multiply TREG by 0 to clear PREG		; Use t
RPT	#2∽1	; Repeat the Multiply & Data Move X times		; Store
MAC	A_Del_7th+0, *+	; Positive pma inc. & positive dma increment		; Move
APAC	N_DOT"(ott of at	; Add final result to Accumulator		1
ROL		; Use this for 14bit scaling or less		, ; Filto
ROL		*		; Load
SACH	u 7	; Use this for 13bit scaling or less		; X=7 :
	-	; Store result x0 for use in delta shifts		; Mult:
LACL	#0	; Set 32bit Accumulator to 0		
MPY	#0	; Multiply TREG by O to clear PREG		; Repe
RPT	#3-1	; Repeat the Multiply & Data Move X times		; Posi
MAC	B_Del_7th+0, *-	; Positive pma inc. & negative dma increment		; Add :
APAC		; Add final result to Accumulator		; Use 1
MAR	*-	; Point ar2 to the dma address of y		; Use 1
ROL		; Use this for 14bit scaling or less		; Stor
ROL		; Use this for 13 hit scaling or less		; Set
SACH		; Store result back into arg1[0]		; Mult:
ADRK	#7	; Move arg2 to point to 2nd element in next filter		; Repe
		;		; Posi
		; Filter 5 A phase 9th	APAC	; Add :
LACC	*+, 7	; Load 'x' into 32bit Accum. with shift X left	MAR *-	; Poin
		; X=7 for 13bit, X=8 for 14bit, X=9 for 15bit	ROL	; Use
MPY	#0	; Multiply TREG by O to clear PREG	ROL	; Use
RPT	#2-1	; Repeat the Multiply & Data Move X times	· · · · · · · · · · · · · · · · · · ·	; Stor
MAC	A_Del_9th+0, *+	; Positive pma inc. & positive dma increment	ADRK #7	; Move
APAC		; Add final result to Accumulator		;
ROL		; Use this for 14bit scaling or less		; Filt
ROL		; Use this for 13bit scaling or less	LACC ++, 7	; Load
SACH	*. 7	; Store result x0 for use in delta shifts		; X=7
	#0	; Set 32bit Accumulator to 0	MPY #0	; Mult
MPY	#0	; Multiply TREG by 0 to clear PREG	RPT #2~1	; Repe
RPT	#3-1	; Repeat the Multiply & Data Move X times		; Posi
MAC	B_Del_9th+0, *-	; Positive pma inc. & negative dma increment	APAC	; Add
APAC		; Add final result to Accumulator	ROL	; Use
MAR	*-	; Point ar2 to the dma address of y	ROL	; Use
ROL		; Use this for 14bit scaling or less	SACH *, 7	; Stor
ROL		; Use this for 13bit scaling of less	LACL #0	; Set
SACH	* 7	; Store result back into arg1[0]	MPY #0	; Mult
ADRK				; Repe
APAN	#1	; Move arg2 to point to 2nd element in next filter	MAC B_Del_11th+0, *-	; Posi
		j V Trither C. D. Barra Cal		; Add
1100	AL 7	; Filter 6 B phase 9th	APAC MAD +-	; Add ; Poin
LAUU	*+, 7	; Load 'x' into 32bit Accum. with shift X left	MAR +-	
	"~	; X=7 for 13bit, X=8 for 14bit, X=9 for 15bit	ROL.	; Use
MPY RPT	#0	; Multiply TREG by 0 to clear PREG	ROL SACH *, 7	; Use ; Stor
	#2~1	; Repeat the Multiply & Data Move X times		

318

oltive pma inc. & positive dma increment I final result to Accumulator a this for 14bit scaling or less b this for 13bit scaling or less b this for 13bit scaling or less b this for 13bit scaling or less c 32bit Accumulator to 0 tiply TREG by 0 to clear PREG beat the Multiply & Data Move X times bitive pma inc. & negative dma increment I final result to Accumulator int ar2 to the dma address of y a this for 14bit scaling or less b this for 13bit scaling the for less b this for 13bit scaling the for less b this for 13bit scaling the for less b this for less b this for less b the for less b this for less b the for less b t

ter -- 7 -- A phase 11th ad 'x' into 32bit Accum. with shift X left for 13bit, X=8 for 14bit, X=9 for 15bit tiply TREG by 0 to clear PREG weat the Multiply & Data Move X times itive pma inc. & positive dma increment final result to Accumulator this for 14bit scaling or less this for 13bit scaling or less re result x0 for use in delta shifts 32bit Accumulator to 0 tiply TREG by 0 to clear PREG eat the Multiply & Data Move X times itive pma inc. & negative dma increment i final result to Accumulator nt ar2 to the dma address of y e this for 14bit scaling or less e this for 13bit scaling or less ore result back into arg1[0] e arg2 to point to 2nd element in next filter

lter -- 8 -- B phase 11th ad 'x' into 32bit Accum. with shift X left for 13bit, X=8 for 14bit, X=9 for 15bit Ltiply TREG by O to clear PREG peat the Multiply & Data Move X times sitive pma inc. & positive dma increment d final result to Accumulator e this for 14bit scaling or less e this for 13bit scaling or less ore result x0 for use in delta shifts t 32bit Accumulator to 0 ltiply TREG by O to clear PREG peat the Multiply & Data Move X times sitive pma inc. & negative dma increment d final result to Accumulator int ar2 to the dma address of y e this for 14bit scaling or less se this for 13bit scaling or less ore result back into argi[0]

D.3. FILTERS.ASM: ASSEMBLER DIGITAL FILTER CODE

LACC **, 7 i Load '*' into 20th Account of the light of light of the light of the light of light of the light of light of				
LACC ++, 7 i Load '*' into 20ti A cross with white X iso's Data (*) is a for for 130 is a for 130 is a for for 130 is a for 130 is	ADRK #7	; Move arg2 to point to 2nd element in next filter	: LACL #O	; Set 325i
LACC **, 7 Lock **, 8 Lock **, 8 Lock **, 8 Lock **, 9 Lock **, 7 Lock **, 8 Lock **, 8 Lock **, 9 Lock **, 7 Lock **, 8 Lock **, 7 Lock **, 8 Lock **, 9 Lock **, 7 Lock **, 17 Lock **, 9 Lock **, 7 Lock **, 17 Lock **, 17 Lock **, 17 Lock **, 9 Lock **, 9 L		;		; Multiply
LLCC**.7i load 's' into 300th Access. with nhift X lafti KAC for 100th, Fed or 100thNOTRepeat the Nultiply TBSD by 0 to clear FRDSi KAC iNOTRepeat the Nultiply TBSD by 0 to clear FRDSi KAC iNOTA.Dal.13hH0, **: Positive pea in: & positive due incrementi KAC iNOTi Control to the thirty i Act incrementi KAC iNOT: Store remult sof crementi KAC iNOT: Positive pea inc. & positive du incrementi KAC iNOT: Positive pea inc. & positive du incrementi KACNOT: Positive inc indicates of yi KACNOT: Positive inc indicates of yi KAC iNOT: Use this for ibit scaling or lessSFM 3Store remult back into argi[IO: LACC **, 0NOT: Load 'x' into 30th Accessitive du alexant i next filteri KAC i. Load 'x'NOT: Load 'x' into 30th Accessitive du alexant i next filteri KAC i. Load 'x'NOT: Load 'x' into 30th Accessitive du alexant i next filteri KAC i. Load 'x'NOT: Load 'x' into 30th Accessitive du alexant i filteri KAC i. Load 'x'NOT: Load 'x' info ibit scaling or lessi KAC i. Load 'x'NOT: Load 'x' info ibit scaling or lessi KAC i. Load 'x' <td></td> <td>; Filter 9 A phase 13th</td> <td></td> <td>; Repeat t</td>		; Filter 9 A phase 13th		; Repeat t
Nev ForJost / 20 for 18bitJACJACJACBFT#2-1Repeat the Mitisply A Date Move X timesSACH + .5. ARIIACBFT#2-1Repeat the Mitisply A Date Move X timesSACH + .5. ARIIACBFUUse this for 13bit scaling or lessSACH + .5. ARIIACBFUUse this for 13bit scaling or lessIACIACBFUStors result and for an Additing or lessIACIACBFUStors result and for a Molt a BitteIACIACBFTS-1Repeat the Mitisply A Date Move A timesSACH + .5. ARIBFTS-1Repeat the Mitisply A Date Move A timesSACH + .5. ARIBFTS-1Repeat the Mitisply A Date Move A timesSACH + .5. ARIBFTS-1Repeat the Mitisply A Date Move A timesSACH + .5. ARIBFTS-1Repeat the Mitisply A Date Move A timesSACH + .5. ARIBFTS-1Repeat the Mitisply A Date Move A timesSACH + .5. ARIBFTS-1Repeat the Address of yADAK #1BFTS-1Repeat the Address of yADAK #1BFDSACH + .7IS Stors result back Attor Arg(IOSPN 3BFTS-1Lead 'A' Tor ISbit, 'A''' for ISbit, 'A''' for ISbit, 'A'''''''''''''''''''''''''''''''''''	LACC *+, 7	; Load 'x' into 32bit Accum. with shift X left		, Positive
MPY 40 iNutiply TRED by 0 to clear PREG SPH 0 isource MDT 4.0-1 isource isource SSCH •, 5, ALI MDT 4.0-2.132h/0, ** iPositive pan inc. & positive dua increment NGT iRGT MDG 4.0-2.132h/0, ** iPositive pan inc. & positive dua increment NGT iRGT MDG 1.001.132h/0, ** iPositive pan inc. & positive dua increment iPositive pan inc. & positive dua increment RDL 1.001.132h/0, ** iStore result x0 for use in delta shifte iPositive pan inc. & positive dua increment RDT 1.001.132h/0, ** i Nutiply TRED by 0 to clear PREG SAR ARI, ** exact RDL 1.011.132h/0, ** i Positive pan inc. & positive dua increment ARAC, **, ARZ i RAT RDL 1.011.132h/0, ** i Bott infor 1051t excling or leas SPH 3 i set RDL 1.011.132h/0, ** i Bott infor 1051t excling or leas SPH 3 i set RDL 1.011.132h/0, ** i Bott infor 1051t excling or leas SPH 3 i set RDL 1.021.132h/0, ** i Bott Accumulator neas SPH 3 i set RDL 1.021.132h/0, ** i Bott Accumulator neas SPH 3 i set RDL 1.021.132h/0, ** i Bott Accumulato		; X=7 for 13bit, X=8 for 14bit, X=9 for 16bit	· -	Add resu
BVT #2-1 : Repeat the Miliply & Data Nove X times SKCH *, 5, AR1 MGC A.Dol.13bi0, ** if Fortily one main c. & positive dm increment IRCT if Ret MRC is the thir for 18bit scaling or less if Store results X for use in doits whifte is the thir for 18bit scaling or less if Store results X for use in doits whifte RUL is the thir for 18bit scaling or less if Store results X for use in doits whifte is the thir for 18bit scaling or less NMT #0 is Store results X for use in doits whifte is the thir for 18bit scaling or less SAR AR1. *- is the thir for 18bit scaling or less NMT #0 is difficult to Accumulator is the thir for 18bit scaling or less SMR AR1. *- is the for 18bit scaling or less RUL is the for 18bit scaling or less SMR AR1. *- is the for 18bit scaling or less RUL is the for 18bit scaling or less SMR AR1. *- is the for 18bit scaling or less RUL is the for 18bit scaling or less SMR AR1. *- is the for 18bit scaling or less RUL is the for 18bit scaling or less SMR AR1. *- is the for 18bit scaling or less RUL is the for 18bit scaling or less SMR AR1. *- is the for 18bit scaling	MPY #0	; Multiply TREG by 0 to clear PREG		Reset Pl
HAGA.Dol.132ki0, **: Positive pan inc. & positive dam increment additional remut to Accumulator i Use this for 13bit accling or less	RPT #2-1	; Repeat the Multiply & Data Move X times	·	
APAC iAdd final result to Accumulator NDL Use this for 13bit scaling or less BLL iUse this for 13bit scaling or less SACH -7 Store result a for use in delta shifts LACL #0 INP #0 MPY #0 Multiply TRED by 0 to clear PREG NPT #5-1 Repeat the Multiply & Deta Move X times NAC B_Del_13th*0, ** Positive pana inc. & Regeit's dim increment APAC iAdd final result to Accumulator NAR ** IDeita_2nd_x2: NUL Use this for 13bit scaling or less SACH *. 7 iStore result back into arg[10] SACH *. 7 iLocd **; 10 c- 13bit, ** for 13bit i. ** for 13bit i. ** for 13bit i. ** IACC **, 7 iLocd **; 10 c- 13bit, ** for 13bit i. ** IACC **, 7 iLocd **; 10 c- 13bit i. ** IACC **, 7 iLocd **; 10 c- 13bit i. ** IACC **, 7 iLocd **; 10 c- 13bit i. ** IACC **, 7 iLocd **; 10 c- 13bit i. ** IACC **, 7 iLocd **; 10 c- 13bit i. ** IAC /**, 7 iLocd **; 10 c- 13bit i. ** IAC /** Positive pas inc. & Positive and increment MAT ADAL /** IAC /**	MAC A_Del_13th+0, *+	; Positive pma inc. & positive dma increment		; Return :
RUL: Use this for labit scaling or lessDelta_2nd_X2:MACH.7Store result X for use in data he hiftsLACL s0: Set 32bit Accumulator to 0MY s0: Multiply TRO by 0 to clear PREGMY s0: Multiply X beta Move X timesMAC B_Dal_13th*0, *-: Positive pan inc. & Bengxite das increasentMAG B_Dal_13th*0, *-: Positive pan inc. & Bengxite das increasentMAG B_Dal_13th*0, *-: Positive pan inc. & Bengxite das increasentMAG B_Dal_13th*0, *-: Positive pan inc. & Bengxite das increasentMAG B_Dal_13th*0, *-: Positive pan inc. & Move angle to point to 2nd element in next filterRUL: Use this for 13bit scaling or lessSACH *, 7: Store result back into argg(10)MANK #7: Move angle to point to 2nd element in next filter: Filter 10 B phase 13th: LACC **, 0: Filter 10 B phase 13th: Ref: Filter 10 B phase 13th: Ref: Add final result to Accumulator: Ref: Mut Splited BD: Ref: Mut Splited BD: Ref: Mut Splited BD: Positive pan inc. & Ref: Mut Splite BD: Positive pan inc. & Bostive das increasent: RAC: Set 32bit Accumulator to 0: Mut Splited BD: Set 32bit Accumulator to 0: Mut Splite BD <td: ada="" increasent<="" respite="" td="">: Mut Splite BD<td: less<="" or="" secting="" td=""><t< td=""><td>APAC</td><td>; Add final result to Accumulator</td><td></td><td></td></t<></td:></td:>	APAC	; Add final result to Accumulator		
BLL : Use this for 13bit scaling or less	ROL	; Use this for 14bit scaling or less	· ************************************	**************************************
LACL #0 : Set 32bit Accumulator to 0 MYY #0 : Nultiply TREG by to clear PREG MAG B_DAL13bt+0, *- : Positive pass into Assay into assay into a set of y MAG B_DAL13bt+0, *- : Positive pass into a segative dash increment AAG intervention into the dash address of y MAG B_DAL13bt+0, *- : Positive pass into a set of y MAG B_DAL13bt+0, *- : Positive pass into a set of y MAG B_DAL13bt+0, *- : Positive pass into a set of y MAG B_DAL13bt+0, *- : Positive pass into a set of y MAG B_DAL13bt+0, *- : Positive pass into a set of y MAG B_DAL13bt+0, *- : Boxes result back into arg[10] ADRK #7 : : Store result back into arg[10] ADRK #7 : : : : : : : : : : : : : : : : : :	ROL	; Use this for 13bit scaling or less	1	:
LACL #0 i Set 32bit Accumulator to 0 MYY #0 i Nultiply TREG by to clear PREG NAT B.Dell3bh0, ** NAT B.Dell3bh0, ** APAC i Point act to the dam address of y DAL i Wee this for 13bit eaching or leas SAG i Wee this for 13bit eaching or leas SAG i Wee this for 13bit eaching or leas SAG i Wee this for 13bit eaching or leas SAG i Wee arg2 to point to arg(10) ADRK #7 i Nove arg2 to point to arg(10) ADRK #7 i Nove arg2 to point to arg(10) ADRK #7 i Nove arg2 to point to arg(10) ADRK #7 i Nove arg2 to point to arg(10) ADRK #7 i Nove arg2 to point to arg(10) ADRK #7 i Nove arg2 to point to arg(10) ADRK #7 i Load 'z' into 30bit Accum, with chift X left FPT #2-1 i Repeat the Multiply TREG by A positive dam increasent ADA arge at he Multiply TREG by A positive dam increasent ADA i Bot iAbit scaling or leas BDL i Wer #0 IADC i Bot iAbit scaling or leas BDL i Bot iAbit scaling or leas BDL </td <td>SACH *, 7</td> <td>; Store result x0 for use in delta shifts</td> <td>Delta 2nd x2:</td> <td>; Note: a</td>	SACH *, 7	; Store result x0 for use in delta shifts	Delta 2nd x2:	; Note: a
MTY#0: Nultiply TREE by 0 to clear PREGNFT#3-1: Repeat the Multiply & Data Move X timesSARMAGB_Del_13th+0, *-: Positive pass inc. & negative das incrementLARMAG: Add final result to AccumulatorLARARZ, **, AR2MAG: Use this for 13bit scaling or less	LACL #O	; Set 32bit Accumulator to 0	"hot ca" sua"ve :	
NFT#3-1: Repeat the Multiply & Data More X timesSAR AR1, **SAR AR1, **MAGDell 33th+0, *: Point ar2 to the dam address of yIAR AR2, **, AR2iARMAG: Use this for 16bit scaling or lessANR *.: Point ar2 to the dam address of yRDL: Use this for 16bit scaling or lessRDL: Use this for 16bit scaling or lessRDC: Filter 10 B phase 13thLACC **, 7: Loco **, 8LACC **, 7: Loco **, 9LACC **, 7: Loco **, 8APPY #0Multiply TREG by 0 to clear PREGMAG A_Dal_13th*0, **: Positive pmainc. # positive dmaincrementAPAC: Use this for 16bit scaling or lessRDL: Use this for 16bit scaling or less <td>МРҮ #0</td> <td></td> <td></td> <td>· : 申宋咏本</td>	МР Ү # 0			· : 申宋咏本
MCCB_Del_13th*0, *-: Foitity pas inc. & negative das incressentLANAD2, **, AR2APAC: Hot Hait Foitit to AccumulatorADNK #1MAR: Foith ar2 to the dus address of yADNK #1POL: Use this for 13bit scaling or LessSPM 3SACH: Use this for 13bit scaling or LessSPM 3SACH: To ersult back into arg1[0]: LACC **, 8ADNK: To is the arg2 to point to 22 delessont in next filterLACC **, 9. ADNK: LACC **, 7: Load 'x' into 32bit Accum. with shift X left. Filter 10 B phase 13th: LACC **, 9LACC **, 7: Load 'x' into 32bit Accum. with shift X left. Filter 10 B phase 13th: LACC **, 9LACC **, 7: Load 'x' into 32bit Accum. with shift X left. Filter 10 B phase 13th: LACC **, 9LACC **, 7: Load 'x' into 32bit Accum. with shift X left. Filter 10 B phase 13th: LACC **, 9LACC **, 7: Load 'x' into 32bit Accum. with shift X left. Filter 10 B phase 13th: LACC **, 9. LACC **, 7: LaCC **, 8. LACC **, 7: LaCC **, 8. LACC **, 7: LaCC **, 8. CACC **, 7: Doitite pain inc. & positive das incressent. APAC: APAC. APAC: APAC. CACL **, 6: LACC **, 8. CACL **, 7: Store result to Accumulator. CACL **, 6: CACL **, 7. APAC: APAC. APAC: APAC. APAC: APAC <tr< td=""><td>RPT #3-1</td><td>••••</td><td></td><td>;*ar1 =</td></tr<>	RPT #3-1	••••		;*ar1 =
APACi Add final result to AccumulatorAURK #1MAR+-i Use this for 14bit scaling or lessSPM 3BOLi Use this for 14bit scaling or lessSPM 3BOLi Use this for 14bit scaling or lessSPM 3BOK**For result back into arg100ADRK #7i Store result back into arg101ADRK #7i Store result volta incrementADR #7i Store result volta incrementADR #4Ci Add final result of AccumulatorADR #7i Store result volta classBOLi Use this for 14bit scaling or lessBOLi Use this for 14bit scaling or lessBOLi Store result volta incrementADR #7i Store result volta incrementADR #7i Store result to AccumulatorADR #7i Store result to AccumulatorADR #7i Store result to AccumulatorADR #7i Respet the Multiply TEG by 0 to clear PREGMAC#ADR *-POLi Multiply TEG by 0 to clear PREGMACi Add final result to AccumulatorADR *-i Point with accumulatorADR *-i Point with accumulatorADR *-i Point with accumulatorMACi Add final result to AccumulatorMAC	MAC B_Del_13th+0, *~			; ar2 = *
MAR ** : Point ar2 to the dma address of y ROL : Use this for 13bit scaling or less : ROL : Use this for 13bit scaling or less : SACH *.7 : Store result back into arg1[0] : ADRK *.7 : Store result back into arg1[0] : LACC **, 8 : ADRK *.7 : Store result back into arg1[0] : LACC **, 8 : ADRK *.7 : Load 'x' into 32bit Accum. with chift X left : NPY #0 : IACC **, 7 : Load 'x' into 32bit Accum. with chift X left : NPY #0 : NPY #0 : MFT #2-1 : Repeat the Multiply TREG by 0 to clear PREG NPAC : NPT #0 : NPT #0 : MAC A_Del_13th+0, ** : Positive pma inc. & positive dma increament : SACH *, 7 : SSC ROL : Use this for 13bit scaling or less : NPT #0 : NPT #0 : ROL : Use this for 14bit scaling or less : NPT #0 : NAC : SACH *, 7 : SSC ROL </td <td>APAC</td> <td></td> <td></td> <td>; Point a</td>	APAC			; Point a
NDL: Use this for 14bit scaling or lessSPM 3: seeNDL: Use this for 13bit scaling or lessSPM 3: SeeSACH *, 7: Store result back into arg1[0]: ILACC **, 8: LACC **, 8ADNK #7: Move arg2 to point to 2nd element in next filterLACC **, 8: LACC **, 8: Filter 10 B phase 13th: NPY #0: MPY #0: MPY #0LACC **, 7: Locd 'x' into 3Dit Accumu with chift X leftRPT #2-1: Reget the Multiply TREG by 0 to clear PREGMPY #0: Multiply TREG by 0 to clear PREGAPAC: Add final result to Accumulator: MAC A_Del+0, **MAC A_Del_13th*0, **: Positive pma inc. & positive dma incrementSACH *, 7: Store results x0 for use in delta shiftsMAC A_Del_13th*0, **: Use this for 13bit scaling or lessMPY #0: MAC B_Del+0, **RGL: Use this for 13bit scaling or lessMPY #0: MAC B_Del+0, **RGL: Use this for 13bit scaling or lessMPT #3-1: Reget the Multiply & Data Move X timesMAC B_Del_13th*0, **: Store results x0 for use in delta shiftsMAC B_Del+0, **MAC B_Del_13th*0, *:: Construct mash delta shiftsMAC B_Del+0, **MAC B_Del_13th*0, *:: Store results do AccumulatorAPACMAC B_Del_13th*0, *:: Store results do Accumulator: MAC B_Del+0, **MAC B_Del_13th*0, *:: Store results do Accumulator: MAC **, 8MAC B_Del_13th*0, *:: Reset PREG Shift mode to no shift: MAC **, 9RET: LACC **, 7, ARI: Store result scaling or less: M	MAR *-	; Point ar2 to the dma address of y	ADAU #*	
RDL: Use this for 13bit scaling or lessSPM 3: SsSACH *, 7: Store result back into arg10	ROL	•		*
SACH *, 7 : Store result back into arg(0) IACC **, 6 : IACC **, 6 ADRK #7 : Move arg2 to point to 2nd element in next filter IACC **, 6 : IACC **, 6 . Filter 10 B phase 13th : Filter : LACC **, 6 : IACC **, 6 . IACC **, 7 : Load 'x' into 32bit Accum. with phift X left HPY #0 HM . IACC **, 7 : LaCC **, 6 : IACC **, 9 : IACC **, 9 . IACC **, 7 : LaCC **, 6 : IACC **, 9 : IACC **, 9 . IACC **, 7 : IACC **, 9 : IACC **, 9 : IACC **, 9 . IACC **, 7 : IACC **, 9 : IACC **, 9 : IACC **, 9 . IACC **, 7 : IACC **, 9 : IACC **, 9 : IACC **, 9 . IACC **, 7 : IACC **, 9 : IACC **, 9 : IACC **, 9 . IACC **, 9 : IACC **, 9 : IACC **, 9 : IACC **, 9 . IACC **, 9 : IACC **, 9 : IACC **, 9 : IACC **, 9 . IACC **, 9 : IACC **, 9 : IACC **, 9 : IACC **, 9 . IACC **, 9 : IACC **, 9 : IACC **, 9 : IACC **, 9 . IACC **, 8 : IACC **, 8 : IACC **, 8 : IACC **, 9	ROL	•	CDM 3	; Set PRE
ADRK #7Move arg2 to point to 2nd element in next filterLACC **.8Filter 10 B phase 13th: Filter 10 B phase 13th: LACC **.8LACC **.7: Load xy into 32bit Accum. with shift X leftRPT #0	SACH *, 7		SPA 5	; Filter
LACC **, 7: LACC **, 9: LACC **, 9LACC **, 7: Load 'x' into 32bit Accum. with shift X left: RT #2-1KFT #2-1: LaCC **, 8: RT #2-1KFT #2-1: Repeat the Multiply REG by 0 to clear PREGNACRACA_Dal_13th+0, **: Positive main c. & positive dma incrementAAC: Add final result to Accumulator: LACC **, 8ROL: Use this for 14bit scaling or less: MACROL: WHY #0: MACROL: Wat inal result to AccumulatorRAC: Add final result to AccumulatorRAC: Add final result back into arg1[0]RAC: Store result back into arg1[0]RAC: MACROL: Use this for 13bit scaling or lessSCR1 *, 7, AR1: Store result back into arg1[0]SPM 0: Resurt Profit mode to no shiftRET: Return from function back to C code:			1400 44 8	; Load 'x
if Filter 10 B phase 13thMPY#0HMLACC *+, 7: Load 'x' into 32bit Accum. vith shift X leftRPT#2-1: RepMPY #0: Multiply TREG by 0 to clear PREGMAC A_Del+0, *+: PoMPY #0: Multiply TREG by 0 to clear PREGMAC A_Del+0, *+: PoMAC A_Del_13th+0, *+: Positive paa inc. & positive dma incrementSACH *, 7: StatMAC A_Del_13th+0, *+: Positive paa inc. & positive dma incrementSACH *, 7: StatMAC A_Del_13th+0, *+: Positive paa inc. & positive dma incrementSACH *, 7: StatMAC A_Del_13th+0, *+: Positive commutatorIAACL #0: SACH *, 7ROL: Use this for 13bit scaling or lessMPY #0: Multiply TREG by 0 to clear PREGSACH *, 7: Store result X0 for use in delta shiftsMAR *-: PoLACL #0: Set 32bit Accumulator to 0MAR *-: PoMPY #0: Multiply TREG by 0 to clear PREGMAR *-: PoMAC B_Del_13th+0, *-: Positive paa inc. & negative dma incrementSACH *, 7: StatMAC B_Del_13th+0, *-: Positive paa inc. & tengative dma incrementSACH *, 7: StatMAR *-: Point ar2 to the dma address of y: LACC *+, 8: LACC *+, 9: LACC *+, 9ROL: Use this for 13bit scaling or less: LACC *+, 9: LACC *+, 9: LACC *+, 9SACH *, 7, AR1: Store result back into arg1[0]: RAT *2-1: RAT *2-1: RAT *2-1SACH *, 7, AR1: Store result back into arg1[0]: RAC *				; Load 'x
LACC **, 7: Load 'z' into 32bit Accum. with shift X leftRPT #2-1RPT #2-1RPT #2-1MPY #0: Multiply REG by 0 to clear PREGMAC A_Dal+0, **PGRPT #2-1: Repeat the Multiply & Data Move X timesMAC A_Dal+0, **PGMAC A_Del_13th*0, **: Positive pma inc. & positive dma incrementSACH *, 7isAPAC: Use this for 13bit scaling or lessMPY #0MACROL: Use this for 13bit scaling or lessMPY #0MACROL: Use this for 13bit scaling or lessMPY #0MACSACH *, 7: Store result x0 for use in delta shiftsMAC B_Dal+0, **PGLACL #0: Set 32bit Accumulator to 0MPY #0MAR *-PGNPT #3-1: Repeat the Multiply & Data Move X timesROLide main result to accumulatorMAC B_Dal_13th*0, *-: Positive pma inc. & negative dma incrementSACH *, 7isMAC B_Dal_13th*0, *-: Positive pma inc. & negative dma incrementSACH *, 7isMAC B_Dal_13th*0, *-: Positive pma inc. & negative dma incrementSACH *, 7isMAR *-: Positive pma inc. & negative dma incrementSACH *, 7isMAR *-: Positive pma inc. & negative dma incrementSACH *, 7isMAR *-: Positive pma inc. & negative dma incrementSACH *, 7isMAR *-: Positive pma inc. & negative dma incrementSACH *, 7isMAR *-: Positive pma inc. & negative dma incrementSACH *, 7isMAR *-: Positive pma inc. & negative dma in		; Filter 10 B phase 13th		; Multipl
KPT#0: X=7 for 13bit, X=8 for 14bit, X=9 for 15bitMcCA_Del_10, *+: PoMPT#0: Multiply TREG by 0 to clear PREGMACA_Del_0, *+: PoMACA_Del_13th+0, *+: Repeat the Multiply & Data Move X timesNOL: UsMACA_Del_13th+0, *+: Positive pma inc. & positive dma incrementSACH *, 7: StMACA_Del_13th+0, *+: Positive pma inc. & positive dma incrementSACH *, 7: StMAC: Set dist for 14bit scaling or lessMPY #0: MMCRDL: Use this for 13bit scaling or lessMPY #0: MACSACH *, 7: Set 32bit Accumulator to 0MACB_Del+0, *-MAC: Set 32bit Accumulator to 0MACB_Del+0, *-MAC: Set 32bit Accumulator to 0MAACMACMPY #0: Multiply TREG by 0 to clear PREGMAAC: MACMAC: Set 32bit Accumulator to 0MAA*-MAC: Del_13th+0, *-: Positive pma inc. # negative dma incrementSACH *, 7MAC: Del_13th+0, *-: Positive pma inc. # negative dma incrementSACH *, 7MAC: Del_13th+0 it and address of y:::MCL: Use this for 13bit scaling or less: LACC *+, 8 <td: *+,="" 9<="" lacc="" td="">SACH *, 7, AR1: Store result back into arg1[0]: LACC *+, 9<td: *+,="" 9<="" lacc="" td="">SPN:: Rest PREG Shift mode to no shiftRPT #2-1: RPC::: Note: arp = 1 from calling process: LACC **, 7: SACH *, 7</td:></td:>	LACC *+, 7			; Repeat
DFY#0: Hultiply TREG by 0 to clear PREGAPACRPT#2-1: Repeat the Multiply & Data Move X timesROLUGMACA_Del_13th+0, **: Positive pma inc. & positive dma incrementSACH *, 7StAPAC: Add final result to AccumulatorSACH *, 7StROL: Use this for 14bit scaling or lessRPY #0NMROL: Use this for 13bit scaling or lessRPY #0NMSACH *, 7: Store result x0 for use in delta shiftsRPT #3-1Regeat the Multiply TREG by 0 to clear PREGNAC#0: Set 32bit Accumulator to 0MAR *-: PoNPY #0: Multiply TREG by 0 to clear PREGMAR *-: PoRT #3-1: Repeat the Multiply & Data Move X timesROL: UseNACB_Del_13th+0, *-: Positive pma inc. & negative dma incrementSACH *, 7NACB_Del_13th+0, *-: Positi arc. & negative dma incrementSACH *, 7NACB_Del_13th+0, *-: Positi arc. & negative dma incrementSACH *, 7NACB_Del_13th+0, *-: Positi arc. & negative dma incrementSACH *, 7NACB_Del_13th+0, *-: Positi arc. & negative dma incrementSACH *, 7NACB_Del_13th+0, *-: Positi arc. & negative dma incrementSACH *, 7NACB_Del_13th+0, *-: Point ar2 to the dma address of y: FiRDL: Use this for 13bit scaling or less: LACC *+, 8: LaCCNDL: Use this for 13bit scaling or less: LACC *+, 9: LACCRET	•		· · · · ·	; Positiv
RPT#2-1Repeat the Multiply & Data Move X timesAPACMACA_Del_13th+0, **; Positive pma inc. & positire dma incrementSACH *, 7; UsAPAC: Add final result to AccumulatorSACH *, 7; StROL: Use this for 13bit scaling or lessMPY #0MMROL: Store result x0 for use in delta shiftsMAC B_Del+0, *-: PoLACL #0: Set 32bit Accumulator to 0APACMAR *-: PoNAC B_Del_13th+0, *-: Poeitive pma inc. & negative dma incrementSACH *, 7: StoreMAC B_Del_13th+0, *-: Poeitive pma inc. & negative dma incrementSACH *, 7: StoreMAC B_Del_13th+0, *-: Poeitive pma inc. & negative dma incrementSACH *, 7: StoreMAC B_Del_13th+0, *-: Point ar2 to the dma address of y: FIR: LACC *+, 8: LACC *+, 9ROL: Use this for 13bit scaling or less: LACC *+, 9: LACC *+, 9: LACC *+, 9ROL: Use this for 13bit scaling or less: LACC *+, 9: LACC *+, 9: LACC *+, 9SACH *, 7, AR1: Store result back into arg1[0]: PY #0: MACMPY #0: MACSPM 0: Reset PREG Shift mode to no shift: MAC A_Del+0, *+: PAC: MAC A_Del+0, *+:::: SACH *, 7: SM: MAC A_Del+0, *+: PAC<	MPY #0			; Add fin
MACA_Del_13th+0, *+Positive pma inc. & positive dma incrementNULSACH*, 7APAC: Add final result to Accumulator: Use this for 14bit scaling or lessMPY #0MVROL: Use this for 13bit scaling or lessMPY #0-MVROL: Use this for 13bit scaling or lessMPY #0-MVSACH *, 7: Store result x0 for use in delta shiftsMAC B_Del+0, *-POLACL #0: Set 32bit Accumulator to 0APACAAAMPT #3-1: Repeat the Multiply & Data Move X timesROL: UseMAC B_Del_13th+0, *-: Positive pma inc. & negative dma incrementSACH *, 7: Store result to AccumulatorMAC B_Del_13th+0, *-: Positive pma inc. & tegetive dma incrementSACH *, 7: Store result to AccumulatorMAR *-: Point ar2 to the dma address of yROL: Use this for 13bit scaling or less: LACC *+, 8ROL: Use this for 13bit scaling or less: LACC *+, 9: LACC *+, 9: LACC *+, 9ROL: Use this for 13bit scaling or less: LACC *+, 9: LACC *+, 9: LACC *+, 9ROL: Use this for 13bit scaling or less: LACC *+, 9: LACC *+, 9: LACC *+, 9ROL: Store result back into arg1[0]: Note: arp = 1 from calling process: SACH *, 7: SaCH *, 7::: Note: arp = 1 from calling process: MPY #0: MPY #3-1: MPY #3-1:::: Store result back into args1 at the teget at th	RPT #2-1			; Use thi
APAC: Add final result to AccumulatorDACH *, /: SourceBOL; Use this for 14bit scaling or lessLACL *0: SourceROL: Use this for 13bit scaling or lessMPY #0MUROL: Use this for 13bit scaling or lessMPY #0MUSACH *, 7: Store result x0 for use in delta shiftsRPT #3-1: ResLACL #0: Set 32bit Accumulator to 0MAC B_Del+0, *-: PoMPY #0: Multiply TREG by 0 to clear PREGAPAC: APACMAC B_Del_13th+0, *-: Positive pam inc. & negative dma incrementSACH *, 7: State and the state and th		• • •		; Store I
ROL: Use this for 14bit scaling or lessMACROL: Use this for 13bit scaling or lessMPY #0ROL: Use this for 13bit scaling or lessMPY #0SACH *, 7: Store result x0 for use in delta shiftsMAC B_Del+0, *-LACL #0: Set 32bit Accumulator to 0MAC B_Del+0, *-MPY #0: Multiply TREG by 0 to clear PREGMAA *-MPT #3-1: Repeat the Multiply & Data Move X timesROLMAC B_Del_13th+0, *-: Positive pma inc. & negative dma incrementSACH *, 7MAR *-: Positive pma inc. & negative dma incrementSACH *, 7MAR *-: Point ar2 to the dma address of y:ROL: Use this for 14bit scaling or less: LACC *+, 8ROL: Use this for 14bit scaling or less: LACC *+, 9ROL: Use this for 13bit scaling or less: LACC *+, 9ROL: Use this for 14bit scaling or less: LACC *+, 9ROL: Use this for 14bit scaling or less: LACC *+, 9ROL: Use this for 13bit scaling or less: LACC *+, 9SACH *, 7, AR1: Store result back into arg1[0]MPY #0SPM 0: Rest PREG Shift mode to no shiftRPT #2-1RET: Return from function back to C codeMAC A_Del+0, *+::::::::::::::::::::::::::::::: <td>- - <i>i</i></td> <td>• •</td> <td></td> <td>; Set 321</td>	- - <i>i</i>	• •		; Set 321
ROL: Use this for 13bit scaling or lessMPT #3-1: ResSACH *, 7: Store result x0 for use in delta shiftsRPT #3-1: ResLACL #0: Set 32bit Accumulator to 0APAC: AddMPY #0: Multiply TREG by 0 to clear PREGAPAC: AddMPT #3-1: Repeat the Multiply & Data Move X timesROL: UseMAC B_Del_13th+0, *-: Positive pma inc. & negative dma incrementSACH *, 7: StMAC B_Del_13th+0, *-: Positive pma inc. & negative dma incrementSACH *, 7: StMAC B_Del_13th+0, *-: Positive pma inc. & negative dma incrementSACH *, 7: StMAC B_Del_13th+0, *-: Positive pma inc. & negative dma incrementSACH *, 7: StMAC B_Del_13th+0, *-: Positive pma inc. & negative dma incrementSACH *, 7: StMAC B_Del_13th+1: Store result back into arg1[0]: LACC *+, 8: LACC *+, 8: LACC *+, 9ROL: Use this for 13bit scaling or less: LACC *+, 9: LACC *+, 9: LACC *+, 9ROL: Use this for 13bit scaling or less: LACC *+, 9: LACC *+, 9: LACC *+, 9SACH *, 7, AR1: Store result back into arg1[0]MPY #0: MAC A_Del+0, *+: Point arguments:::: Reset PREG Shift mode to no shiftRT #2-1: Re:::: Store result back to C code: SACH *, 7: SS:::: Setup Input Arguments****: NPY #0: Add:::: Setup Input Arguments <td></td> <td></td> <td></td> <td>-</td>				-
SACH *, 7: Store result x0 for use in delta shiftsIAPI #3-1: IAPI #3-1LACL #0: Set 32bit Accumulator to 0MAC B_Del+0, *-: PoMPY #0: Multiply TREG by 0 to clear PREGMAR *-: PoRPT #3-1: Repeat the Multiply & Data Move X timesROL: UaeMAC B_Del_13t+0, *-: Positive pma inc. # negative dma incrementSACH *, 7: Store result to AccumulatorMAR *-: Point ar2 to the dma address of y	ROL	•		; Multip]
LACL #0; Set 32bit Accumulator to 0ARCAPACMPY #0; Multiply TREG by 0 to clear PREGAPACAPACRPT #3-1; Repeat the Multiply & Data Move X timesROL; UaMAC B_Del_13th+0, *-; Positive pma inc. & negative dma incrementSACH *, 7; SatAPAC; Add final result to AccumulatorSACH *, 7; SatMAR *-; Point ar2 to the dma address of y;;ROL; Use this for 14bit scaling or less; LACC *+, 8; LaCC *+, 9ROL; Use this for 13bit scaling or less; LACC *+, 9; LaCSACH *, 7, AR1; Store result back into arg1[0]MPY #0; MacSPM 0; Reset PREG Shift mode to no shiftMPY #0; MacRET; Return from function back to C codeMAC A_Del+0, *+; Point ; Point ; Note: arp = 1 from calling process;				; Repeat
MPY#0: Multiply TREG by 0 to clear PREGMACMACRPT#3-1: Repeat the Multiply & Data Move X timesMARMAR: PoMACB_Del_13th+0, *-: Poeitive pma inc. & negative dma incrementSACH *, 7: StAPAC: Add final result to AccumulatorSACH *, 7: StMAR*-: Point ar2 to the dma address of yMAR: MDRNAR*-: Point ar2 to the dma address of yIACC *+, 8: LocROL: Use this for 13bit scaling or lessIACC *+, 8: LocROL: Use this for 13bit scaling or less: LACC *+, 9: LocSACH *, 7, AR1: Store result back into arg1[0]MPY #0: MacSPM 0: Reset PREG Shift mode to no shiftRPT #2-1: ReRET: Return from function back to C codeMAC A_Del+0, *+: Po:				; Positiv
NPT#3-1: Repeat the Multiply & Data Move X timesnAR*-: ForMACB_Del_13th+0, *-: Positive pma inc. & negative dma incrementSACH *, 7: StateAPAC: Add final result to AccumulatorSACH *, 7: StateNAR*-: Positive pma inc. & negative dma incrementSACH *, 7: StateAPAC: Add final result to AccumulatorADRK #7: McNAR*-: Positive pma inc. & negative dma incrementSACH *, 7: StateNAR*-: Positive pma inc. & negative dma incrementSACH *, 7: StateNAR*-: Positive pma inc. & negative dma incrementSACH *, 7: StateNAR*-: Positive pma inc. & negative dma incrementSACH *, 7: StateNAR*-: Positive pma inc. & negative dma incrementSACH *, 7: StateNAR*-: Positive pma inc. & negative dma increment: State: StateNAR*-: Positive pma inc. & negative dma increment: State: StateNAR*-: Positive pma inc. & negative dma increment: State: StateNAR*-: State: State: State: StateNAR*-: Reset PREG Shift mode to no shift: Reset: ResetRET: Return from function back to C code: MAC: A_Del+0, *+:				; Add fir
MACB_Del_13th+0, *-: Positive pma inc. & negative dma incrementROL; SACH; 7; StAPAC: Add final result to Accumulator: SACH *, 7: St: St: St: St: StNAR*-: Point ar2 to the dma address of y: St: ADRK #7: Ma: St: StROL: Use this for 14bit scaling or less: Use this for 13bit scaling or less: LACC *+, 8: LaCROL: Use this for 13bit scaling or less: LACC *+, 9: LaCSACH *, 7, AR1: Store result back into arg1[0]MPY #0: MaSPM 0: Reset PREG Shift mode to no shift: RPT #2-1: ReRET: Return from function back to C code: MAC A_Del+0, *+: Poc::: SACH *, 7: St: SACH *, 7: St::: SACH *: P = 1 from calling process: LACL #0: St:::: ****: ****: ****: RPT #3-1: RPT	-			; Point a
APAC; Add final result to AccumulatorSACH *, 7; Step 1NAR *-; Point ar2 to the dma address of y; FiROL; Use this for 14bit scaling or less; LACC *+, 8; LaROL; Use this for 13bit scaling or less; LACC *+, 9; LaSACH *, 7, AR1; Store result back into arg1[0]MPY #0; MaxSPM 0; Reset PREG Shift mode to no shiftRPT #2-1; ReRET; Return from function back to C codeMAC A_Del+0, *+; Point ; Point ; Note: arp = 1 from calling process;				; Use thi
NAR *-: Point ar2 to the dma address of y: ADRX */ROL: Use this for 14bit scaling or less: LACC *+, 8ROL: Use this for 13bit scaling or less: LACC *+, 9SACH *, 7, AR1: Store result back into arg1[0]: MPY #0SPM 0: Reset PREG Shift mode to no shift: MPY #0RET: Return from function back to C code: MAC A_Del+0, *+:::::: Sach *, 7::: Sach *, 7: Sach *, 7 <t< td=""><td>÷ - /</td><td></td><td></td><td>; Store 1</td></t<>	÷ - /			; Store 1
ROLUse this for 14bit scaling or lessLACC *+, 8LACCROLUse this for 13bit scaling or less: LACC *+, 9: LACC *+, 9SACH *, 7, AR1: Store result back into arg1[0]: LACC *+, 9: LACC *+, 9SPM 0: Reset PREG Shift mode to no shift: MPY #0: MexRET: Return from function back to C code: MAC A_Del+0, *+: Per: ************************************			ADRK #7	; Move an
ROL: Use this for 13bit scaling or less: LACC *+, 8: LocSACH *, 7, AR1: Store result back into arg1[0]: LACC *+, 9: LocSPM 0: Reset PREG Shift mode to no shift: RPT #2-1: ReRET: Return from function back to C code: MAC A_Del+0, *+: Po: ************************************		•		; Filter
SACH *, 7, AR1 ; Store result back into arg1[0] ; LACC *+, 9 ; Ac SPM 0 ; Reset PREG Shift mode to no shift ; RPY #0 ; Mn RET ; Return from function back to C code MAC A_Del+0, *+ ; Po ;************************************		•		; Load ':
SPM 0 ; Reset PREG Shift mode to no shift RPT #0 ; Return from function back to C code RET ; Return from function back to C code MAC A_Del+0, *+ ; Po ; ************************************		-		; Load 'a
RET ; Return from function back to C code MAC A_Del+0, *+ ; Point ************************************				; Multip
MAC A_Del+0, ** APAC APAC APAC AC i i ROL Us i i SACH *, 7 SACH *, 7 i i i SACH *, 7 SACH *, 7 i i i i SACH *, 7 SACH *, 7 i i i i SACH *, 7 SACH *, 7 i i i i SACH *, 7 SACH *, 7 i i i i SACH *, 7 SACH *, 7 i i i i SACH *, 7 SACH *, 7 i i i i SACH *, 7 SACH *, 7 i i i i SACH *, 7 SACH *, 7 i i i i SACH *, 7 SACH *, 7 i i i i i SACH *, 7 SACH *, 7 i i i i i SACH *, 7 SACH *, 7 SACH *, 7 i i i i SACH *, 7 SACH *, 7				; Repeat
i************************************				; Positi
SACH *, 7 ; St SACH *, 7 ; St LACL #0 ; MPY #0 ; MPY #0 ; RPT #3-1 ; Re	******************	, ************************************		; Add fi
;_FIR_200T: ; Note: arp = 1 from calling process ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;		•		; Use th
i i i <td>: FIR_200T:</td> <td>, : Note: arp = 1 from calling process</td> <td></td> <td>; Store :</td>	: FIR_200T:	, : Note: arp = 1 from calling process		; Store :
; **** Setup Input Arguments **** RPT #3-1 ; Re	;	, wood, arb - 1 from cartrug brocess		; Set 32
SAR ART *** 'tart = art arter Dub ert onto stock		takat Sotup Input Argumento		; Multip
	SAR AR1 *-			; Repeat
(AR AR2 + AR2) $(ar2 = tar1 ar1+t) (ard ard value into ar2)$			MAC B_Del+0, *-	; Positi
ADRK #201-1 Point arg2 to the end of the table			£	; Add fi
MAR *- ; I	, norme travelies	, torue arks to fue and of fue (gDTe		; Point
the second s	,) 1999 - Doufour Wiltightophister and	ROL	; Use th
SACH *, (, ANI ;)	SPM 3		SACH *, 7, AR1	; Store
; SPM 3 ; Set PREG Shift mode to right shift by 6 SPM 0 ; R	,	, see they putte mode to liker suit by p	SPM 0	; Reset

320

bit Accumulator to 0 bly TREG by 0 to clear PREG the Multiply & Data Move X times ve pma inc. & negative dma increment sult to Accumulator PREG Shift mode to no shift from function back to C code ***** arp = 1 from calling process **** Setup Input Arguments ar1, ar1-- : Put ar1 onto stack *or1, ar1++ :Load arg1 value into ar2 arg2 to the second element **** Perform Multiplications REG Shift mode to right shift by 6 r -- 1 --'x' into 32bit Accum. with shift 8 left - 14bit 'x' into 32bit Accum. with shift 9 left - 15bit ply TREG by 0 to clear PREG t the Multiply & Data Move X times ive pma inc. & positive dma increment inal result to Accumulator his for 14bit scaling result x0 for use in delta shifts 2bit Accumulator to 0 ply TREG by 0 to clear PREG t the Multiply & Data Move X times ive pra inc. & negative dma increment inal result to Accumulator ar2 to the dma address of y his for 14bit scaling result back into arg1[0] arg2 to point to 2nd element in next filter er -- 2 ---'x' into 32bit Accum. with shift 8 left - 14bit 'x' into 32bit Accum. with shift 9 left - 15bit ply TREG by 0 to clear PREG it the Multiply & Data Move X times tive pma inc. & positive dma increment inal result to Accumulator this for 14bit scaling result x0 for use in delta shifts 32bit Accumulator to () iply TREG by O to clear PREG at the Multiply & Data Move X times tive pma inc. & negative dma increment final result to Accumulator t ar2 to the dma address of y this for 14bit scaling e result back into arg1[0] t PREG Shift mode to no shift

; Return from function back to C code RET 1

*********** , end

Appendix E

Shunt DSP Software

E.1 pcrint.c: C Interrupt Code

	******	*****	*************
/*		non 4-	the routine
/* App	lication:	PCK 11	iterrupt routine
/* Dev	eloped by:	моцав.	n University man and A.McIver
/* Aut			
/* Fil		perin	ed from VSI code
•	story:	deriv	BG ITOM 451 COUC
/*			Added zero crosin
/*	30/06/1998		
•	20/07/1999		· · ·
/*	05/09/2001		
/*	24/09/200		
	01/10/200		
	03/10/200		
• •	14/11/200		
/+	15/11/200	1 MN	SRF based AF add
/*			
/****	*******	*****	*******
		• •	
	ude <c240.< th=""><th></th><th>4</th></c240.<>		4
	ne MiniDSP		1
	ude <mu_pc< th=""><th></th><th></th></mu_pc<>		
	ude <fastd< th=""><th></th><th></th></fastd<>		
	lude <minit< td=""><td></td><td></td></minit<>		
	iudo <adc.1< td=""><td></td><td></td></adc.1<>		
	lude <iib.h< td=""><td></td><td></td></iib.h<>		
#inc	lude *pcr.1	1"	
#inc	lude "sints	ab.h"	
	lude "shunt		
#inc	lude "filto	ers.h"	
1		لا بار چار بار را	******
	*********	*****	VARIABLE D
/*	ئە خەج بۇ بۇ بۇ بۇ بۇ بۇ بۇ بۇ .	****	******
/***	; 후 후ኆቚ 두 두 주	. 4 . 4 . 4. 4. 4 . 1	

*******************	***/
*####### #############################	*/
	*/
	+/
	*/
	*/
and EC PCR code (\ec\c\pwm.c)	*/
	•/
ing code	*/
ode library and HPI hardware	*/
with the MiniDSP and CS-IIB	*/
ftware added and linked to assembly	*/
nged to allow load current measureme	mt*/
ive filter included and tested	*/
added and tested	- */
lded	*/
	*/
**********	K***/

/* Defines DAC interface information */

********	*********/
ECLARATIONS	*/
//////////////////////////////////////	*********/

/* Shared variables unsigned int	· */			
fault;	/* Bits set indicato faults	*/		
/* Shared for dobug	; only */			
unsigned int				
s1,s2,s3,s4,s5,	· · · · · · · · · · · · · · · · · · ·	*/		
v_scale_int,	/* Calculated scale factor for voltage to time	*/		
Ctrl_Type=0;	/* Determines which controller type is used	*/		
signed int				
i_max_err,	/* Maximum current error for accurate scaling	*/		
v_max_err,	/* Maximum intermediate voltage value	*/		
DACTest,	/* Toggle Variable for calabrating DAC Dutpus	*/		
	/* Calculated scale factor for current to voltage (L/dt))*/		
signed int				
$g_{con} = GRAB_RE$		*/		
$g_a = 0,$	/* Grab variables	•/		
$\mathbf{g}_{\mathbf{b}}=0,$				
$g_c = 0,$				
$g_d = 0,$				
g_e = 0,				
g_idx=0;				
/* pcrint.c only va	riables */			
unsigned int	t. any			
-	/* Flag set if the PWM outputs are active	*/		
in_sync,	/* Flag to indicate that snc is achieved	*/		
is_PCR,	/* Run as PCR, not VSI	*/		
is_sync,	/* Sync to ZX	*/		
# 1	/* Magnitude control	*/		
	/* Indicator of whether DC bus control is used	*/		
phi,	/* Phase angle offset for power factor control	•/		
phase, /* Current phase angle 0 .65535 == 0360deg */				
phase_step,	/* Change in phase angle in half a switching cycle	*/		
dead_band,	/* Level of compensation for deadband in clock cycles	*/		
adc_index_d=0,		*/		
Vdc_count,	/* Count variable to slow down Vdc PI Loop	*/		
Vdc_sc,	/* Scaled DC link voltage	*/		
Vscale,	/* Voltage scale factor	*/		
intl_vect,	/* Specific interrupt vector for interrupt 1	*/		
<pre>int2_vect, int4_vect,</pre>	<pre>/* Specific interrupt vector for interrupt 2 /* Specific interrupt vector for interrupt 2</pre>	*/		
index_d,		*/		
index_q,	<pre>/* Mapping of phase to sine tables for direct /* Mapping of phase to sine tables for quadrature</pre>	*/		
ZX_in_sync,	/* > ZX_SYNC_LIMIT means that sync has been achieved	*/ */		
ZX_state,	/* State of the zero crossing synchronization process	*/		
ZX_count,	/* The number of switching cycles between ZX interrupts	-		
ZX_seen,	/* Set to TRUE when a zero crossing is detected	*/		
ZX_cycles,	/* Count of number of ZXs during averaging	•		
ZX_Cycres, ZX_sum;	/* Running sum for average	*/ */		
621_614H y	1. JATTAN ANN TAT SIGTARE	*/		
signed int				
mag_d,	<pre>/* Scaled direct magnitude reference</pre>	*/		
mag_q,	/* Quadrature magnitude reference	*/		
mag_af,	/* Magnitude for active filter compensation	*/		
Ki_dc=5,Kp_dc=5	,/* Proportional and Integral DC Bus control gains	*/		

spare1,	/* Dummy variable
adc_Vdc,	/* DC link voltage
Vdc_meas,	/* DC link voltage
Vdc_ref,	/* DC link voltage /* DC Voltage Error
Vdc_err,	/* DC Voltage Error
Vdc_sum,	/* DC Voltage Integ
sum round err.	/* Holds rounding a
TrafA, TrafB.	/* Demanded current
TrofA2, TrofB2.	/* Previous Demande
$T_{maseA} = 0$. Then	sB =0,/* Measured cu
Image 1980 Imen	sB2=0,/* Previous mo
ImeasA3=0, Imea	∎B3=0) ∎B3=0
ILmeasA, Iimeas	B, /* Measured lo
Theat O Wroth	0, /* Demanded vo
VIGIA_V, VIGID_	B_1=0,/* Actual volt
VECTA_1=0, Vacto	B_2=0,/* Previous ad
VactA_3=0, Vact	
V_Anx, V_Bnx, 7	_Cnx,/* Actual swite
V_A, V_B, V_C,	/* Phase voltage at
EmfBA, EmiCA,	/* Measured line to
EmfA_1, EmfP_1,	/* Line Emfs [Emf)
	/* Previous line En
Voff,	/* Offset for third
IcalcC,	/* Calculated 3rd
	/* = 65536/3 to tr
	/* Time of capture
ZX_time_phase,	/* Time of capture
	/* Scale factor be
ZX_phase_err,	/* Difference in p
ZX_err_sum,	/* Integral for fr
A_sat, B_sat, C	Lsat: /* Counter
/• Assembler IIR Fi	lter Variables */
signed int	
notchall m {), 0, 0, 0, 0, 0},
notcha[] = (), 0, 0, 0, 0, 0},
), 0, 0, 0, 0, 0, 0, 0,
	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
*StatRF_11 = 3	
*StatRF_12 = (
$*StatRF_{21} = (3)$	
$*StatRF_22 = (3)$	State+18);
/* SRF Variables *	/
signed int	
iaf, ibf,	/* phase load
kc,	/* current cos
ks,	/* current sin
tmp1, tmp2,	/* temporary
	, 0, 0, 0, 0, 0, 0}
×y_413 ** (0, 0	1 -1 -1 -1 -1 -1 -1 -1
signed int	/* abc->dq->al
k1 = 26755,	/* root(2/3)

325

*/ [adc units] */ after input hysteresis [adc units] */ reference [adc units] */ */ r Reference */ grator Sum errors of the Vdc control integrator */ */ ts [adc units] */ ed currents [adc units] urrents [adc units] */ casured currents [adc units] */ */ oad currents [adc units] */ oltages [Emf units] */ tages [time units] */ ctual voltages [adc units] */ ching times sans deadband comp. witching times [time units] */ */ to line Emfs [adc units] */ units] */ Emfs [Emf units] */ #/ */ rd harmonic injection [time units] I for deadband comp. [adc units] cick compiler */ ed 21 in timer units */ ed ZX in phase units */ etween timer and phase units phase units (2~16 == 360deg) */ */ requency control */ rs to detect loss of supply */ /* [y x x2 x1 x0 *] /* [y x x2 x1 x0 *] */ , 0, 0, 0, 0, 0, 0, , 0, 0, 0, 0, 0 }, */ /* [y x x2 x1 x0 *] /* [y x x2 x1 x0 *] */ /* [y x x2 x1 x0 *] /* [y x x2 x1 x0 *] */ */ */ currents after filtering */ os(wt) variable */ n(wt) variable */ variables ; /* [yd1 xd0 xd1 * yq1 xq0 xq1 *] */

abc Transform Constants */ x 32768 */

*/

*/

*/

*/

E.1. PCRINT.C: C INTERRUPT CODE

32(3		APPENDIX E. S	HUNT DSP SOI
	k2 = 13376, k3 = 23171;		coot(6) x 32768 */ coot(2) x 32768 */	
ext		t sin_table_A['		
ext	ern signed in	t sin_table_B[ABLE_512E] ;	
/** /*	*****		**************************************	**************************************
	*****		·*************************************	,
			******	· · · · · · · · · · · · · · · · · · ·
/*		INT2Service()		*/
*		void		*/
/*		-	EV Timer and PDPINT	*/
/* /*	NOTES :		own calculations and the loading	•
/# /*	HISTORY:		perfomed in this interrupt. I Altered to suit CS-IIB	*/ */
/*	niolone;	24/09/2001 M		*/
/*			Analogs re-arranged for IL mea	
/*		03/10/2001 M		*/
/*		04/10/2001 M	-	*/
/*		03/10/2001 M		•
/*		14/11/2001 N	StatRF based AF added and test	ed */
/*		15/11/2001 M	I SRF based AF added	*/
/*		· •	9 PCR with estimated backemf add	•
			***********	******
	errupt void I	NT2Service(voi	1)	
(Timing_R2_on	0;		
	int2_vect = :	reg(EVIVRA);	/* Reading this register seems	to clear it */
	if (reg(EVIF	RA)&PDPINT)		
	{ PWM_fast			
	fault = }	PDP_FAULT;		
	/* Second AD	C conversion s	tarts when first finishes */	

/* Zero crossing processing */ ZX_count++; if (ZX_count > ZX_MAX_COUNT) /* Zero crossing signal lost { if (is_sync == TRUE) /* Only use ZX if need to -{ PWM_fast_stop(); /* Halt modulation fault |= LOST_SYNC; ZX_state = ZX_LOST; /* Restart searching for sync $ZX_in_sync = 0;$

reg(ADCTRL1) = ADCEMULATOR | ADC1EN | ADC2EN | ADC_11 | ADC_12 | ADCSTART;

ZX_count = 0; 1 if (ZX_state == ZX_LOST) £ if (is_sync == TRUE) fault != LOST_SYNC; if (ZX_seen == TRUE) { ZX_cycles = 0; $ZX_sum = 0;$ ZX_count = 0; ZX_seen = FALSE; if (is_sync == TRUE) ZX_state = ZX_EST; } } else if (ZX_atate == ZX_EST) £ if (ZX_seen == TRUE) £ ZX_cycles++; ZX_sum += ZX_count; $ZX_count = 0;$ ZX_seen = FALSE; } if (ZX_cycles >= ZX_CYCLE_AVG) £ ZX_sum = ZX_sum/ZX_CYCLE_AVG; ZX_sum -= ZX_sum/8; ZX_state = ZX_MISC; } } else if (ZX_state == ZX_SYNC) £ if (ZX_seen == TRUE) ſ ZX_seen = FALSE; if (ZX_count > ZX_sum) { $ZX_count = 0;$ /* Rescale to phase units */ /* Calculate phase error captured time */ ZX_phase_err = phase - ZX_time_phase; /* Limit size of phase change */ if (ZX_phase_err > ZX_BIG_ERR) £ phase -= ZX_BIG_ERR; } else if (ZX_phase_err < -ZX_BIG_ERR) £ phase += 2X_BIG_ERR; }

```
327
```

/* No idea of anything: start freq est.*/

/* Roughly measure period and average */

```
*/
/* Reset counter
```

phase_step = 0xffff/ZX_sum; /* Approximate frequency */ /* Also use for glitch filter */ phase = phase_step + ZX_OFFSET; /* Within phase_step */ /* Calculate ZX_phase_scale first */ /* Accurately measure phase error */ */ /* Ignore glitches ZX_time_phase = ZX_OFFSET + (((ZX_time>>2)*ZX_phase_scale)>>3); ZX_err_sum = (ZX_err_sum+ZX_BIG_ERR)>>1;/*Int. ph. errs*/ ZX_err_sum = (ZX_err_sum-ZX_BIG_ERR)>>1;

```
olse
            {
                phase -= ZX_phase_err;
                ZX_err_sum = (ZX_err_sum+ZX_phase_err)>>1;
            }
            ZX_state = ZX_FREQ;
       }
   }
7
                                                                        +/
else if (ZX_state == ZX_FREQ) /* Nudge frequency if needed
Ł
    /* If too large, nudge freq (phase_step) */
    if (ZX_err_sum > ZX_FREQ_ERR)
    {
        phase_step--;
   }
    else if (ZX_err_sum < -ZX_FREQ_ERR)
    {
        phase_step++;
    ì
    ZX_state = ZX_LOCK;
                                                                        */
else if (ZX_state == ZX_LOCK) /* Test to see if still in sync
£
    if (ZX_in_sync >= ZX_SYNC_LIMIT)
    ſ
        if ((ZX_phase_err>ZX_PHASE_ERR)||(ZX_phase_err<-ZX_PHASE_ERR))
                                /* Gone out of sync */
        {
            PWM_fast_stop();
            ZX_in_sync = 0;
            in_sync = FALSE;
            fault |= LOST_SYNC;
        }
        else
        £
            in_sync = TRUE;
        }
    }
    else if ((ZX_phase_err<ZX_PHASE_ERR)&&(ZX_phase_err>-ZX_PHASE_ERR))
                                                                         */
                                 /* In sync this cycle
    £
        ZX_in_sync++;
    -}
    else
    £
        ZX_in_sync = 0;
    }
    ZX_state = ZX_MISC;
}
else if (ZX_state == ZX_MISC)
£
    ZX_phase_scale = (phase_step<<5)/PERIOD; /* THIS IS SLOW!! (*5us) */</pre>
    ZX_state = ZX_SYNC;
}
/* Update phase angle */
```

```
phase += phase_step;
index_d = (phase+phi)>>6;
index_q = (phase+phi+16384)>>6;
/* Reference Stop Creation at top of A phase waveform */
if(step_flag==1)
£
    if( (index_d>250) && (index_d<260) )
    £
        step_flag = 0;
        ref_double_bak = ref_double;
    }
}
/* Shuffle old measurements */
EmfA_2 = EmfA_1;
EmfB_2 = EmfB_1;
 IrefA2 = IrefA;
 IrefB2 = IrefB;
notchA[2] = (notchA[3]>>5) + notchA[2]; /* x2 = Delta(x1)
notchA[3] = (notchA[4]>>5) + notchA[3]; /* x1 = Delta(x0)
 notchB[2] = (notchB[3]>>5) + notchB[2]; /* x2 * Delta(x1)
 notchB[3] = (notchB[4]>>5) + notchB[3]; /* x1 = Delta(x0)
 StatRF_11[2] = (StatRF_11[3]>>5) + StatRF_11[2]; /* x2 = Delta(x1)
 StatRF_11[3] = (StatRF_11[4]>>5) + StatRF_11[3]; /* x1 = Delta(x0)
 StatRF_22[2] = (StatRF_22[3]>>5) + StatRF_22[2]; /* x2 = Delta(x1)
 StatRF_22[3] = (StatRF_22[4]>>5) + StatRF_22[3]; /* x1 = Delta(x0)
 StatRF_12[2] = (StatRF_12[3]>>5) + StatRF_12[2]; /* x2 = Delta(x1)
 StatRF_12[3] = (StatRF_12[4]>>5) + StatRF_12[3]; /* 1 = Delta(x0)
 StatRF_21[2] = (StatRF_21[3]>>5) + StatRF_21[2]; /* x2 = Delta(x1)
 StatRF_21[3] * (StatRF_21[4]>>5) + StatRF_21[3]; /* x1 = Delta(x0)
  /* Vdc control */
  Vdc_count++;
  if ( is_Vdc && (Vdc_count>=10) )
  £
      Vdc_count = 0;
      Vdc_err = Vdc_ref - adc_Vdc;
      Vdc_sum += (Vdc_err>>Ki_dc);
      sum_round_err += Vdc_err - ((Vdc_err>>Ki_dc)<<Ki_dc);</pre>
      if ( sum_round_err > (i<<Ki_dc))
       £
           sum_round_err = 0;
           Vdc_sum++;
       7
       else if ( sum_round_err < -(1<<Ki_dc))
```

*/ */ */ +/ */ */ */ */ */ */ */ */

> /* Error without hysteresis */ */ /* Integral Gain Sum

/* Add back in rounding errors */ /* caused by fixed point ops. */

£ sum_round_err = 0; Vdc_sum--; } if $(Vdc_sum > 30000)$ /* Clamp integrator sum */ Ł Vdc_sum = 30000: } else if (Vdc_sum < -30000) ſ $Vdc_sum \approx -30000$: } /* Add an input hysteresis to */ spare1 = adc_Vdc - Vdc_meas; if ((spare1 > 1) || (spare1 < -1))/* KP to stop constant hunting */ **{** Vdc_meas = adc_Vdc; } Vdc_err = Vdc_ref - Vdc_meas; /* Error with small hysteresis */ mag_d = (Vdc_err<<Kp_dc) + Vdc_sum; /* Add Proportional Gain: KP */</pre> } /* Clamp magnitude */ if (mag_d > (signed int)(MAG_MAX)) £ $mag_d = MAG_MAX;$ else if (mag_d < (signed int)(-MAG_MAX)) £ $mag_d = -MAG_MAX;$ } /* Calculate A phase current reference */ IrefA = ((long)sin_table_A[index_d]*(long)mag_d)>>16; IrefA += ((long)sin_table_A[index_q]*(long)mag_q)>>16; IrefA = (IrefA + 2)>>2; /* Shift down to give a max. swing of +-4096 */ /* Calculate B phase current reference */ IrefB = ((long)sin_table_B[index_d]*(long)mag_d)>>16; IrefB += ((long)sin_table_B[index_q]*(long)mag_q)>>16; IrefB # (IrefB + 2)>>2; /* Shift down to give a max. swing of +-4096 */ /*DAC_Test();*/ load_DAC(DACO,((IrefA>>1)+DAC_OFFSET)); load_DAC(DAC1,((IrefB>>1)+DAC_OFFSET)); load_DAC(DAC2,((IrefA)+DAC_OFFSET)); load_DAC(DAC3,((IrefB)+DAC_OFFSET)); update_DACS(); Timing_R2_off(); Timing_R2_on(); /* Read first ADC result : should be ready by now */

E.1. PCRINT.C: C INTERRUPT CODE

```
ILmeasA = (ADC_ZER() - (signed)(get_ADC1()))<<3; /* Current Measurements */
ILmeasB = (ADC_ZERO - (signed) (get_ADC2()))<<3; /* Inverted on CS-IIB
                                                                        */
                                                                        */
                                                /* Trim DC offsets
ILmeasA -= 0:
ILmeasB += 0;
notchA[1] = (ILmeasA>>1);
notchB[1] = (ILmeasB>>1);
StatRF_11[1] = (ILmeasA>>1);
StatRF_12[1] = (ILmeasB>>1);
StatRF_21[1] = (ILmeasA>>1);
StatRF_22[1] = (ILmeasB>>1);
/* Third ADC conversion start */
reg(ADCTRL1) = ADCEMULATOR | ADC1EN | ADC2EN | ADC_VAC1 | ADC_VAC2 | ADCSTART;
if (Ctrl_Type==NOTCH) /* Delta Operator based Notch Filter */
 £
     Delta_2nd(notchA);
     Delta_2nd(notchB);
     IrefA += ((long)(notchA[0]<<4)*(long)mag_af)>>16;
     IrefB += ((long)(notchB[0]<<4)*(long)mag_af)>>16;
 }
 else if (Ctrl_Type=STATRF)
 £
     Delta_2nd_x4(StatRF);
     IrefA += ((long)((StatRF_11[0]+StatRF_12[0])<<4)*(long)mag_af)>>16;
     IrefB += ((long)((StatRF_22[0]~StatRF_21[0])<<4)*(long)mag_af)>>16;
 }
  else if (Ctrl_Type==SRF)
  {
      ks = sin_table_A[index_d];
      kc = sin_table_A[index_q];
      /* abc --> dq transformation */
      tmp1 = ((int)(((long)ki*(long)((ILmeasA>>1)<<2))>>16) +
              (int)(((long)k2*(long)((ILmeasA>>1)<<2))>>16))<<2;
      tmp2 = (((ILmeasB>>1)<<2)<<1) + ((ILmeasA>>1)<<2);</pre>
      tmp2 = (((long)k3*(long)tmp2)>>16)<<2;
      xy_2[1] = (int)(((long)kc*(long)tmp1)>>16) +
                   (int)(((long)ks*(long)tmp2)>>16);
      xy_2[5] = (int)(((long)kc*(long)tmp2)>>16) -
                   (int)(((long)ks*(long)tmp1)>>16);
       IIR_1stx2(xy_2);
       /* dq --> abc transformation */
                                        /* k1*(kc*idf0 - ks*iqf0) */
       iaf = (((long)ki*(long)( (int)(((long)kc*(long)(xy_2[0]))>>16) -
                                (int)(((long)ks*(long)(xy_2[4]))>>16) ))>>16);
```

```
331
```

惑

```
/* idf0*(k3*ks - k2*kc) + iqf0*(k2*ks + k3*kc) */
    ibf = (int)(((long)(xy_2[0])*(long)( (int)((k3*(long)ks)>>16) -
                                           (int)((k2*(long)kc)>>16) ))>>16)
        + (int)(((long)(xy_2[4])*(long)( (int)((k2*(long)ks)>>16) +
                                          (int)((k3*(long)kc)>>16) ))>>16);
    IrefA += ((long)(iaf<<4)*(long)mag_af)>>16;
    IrefB += ((long)(ibf<<4)*(long)mag_af)>>16;
}
reg(PBDATDIR) = 0x0c00;
                            /* Timing off
                                                                         */
reg(PBDATDIR) = 0x0c04;
                                                                         */
                            /* Timing on
/* Store the previous measured currents */
ImeasA3 * ImeasA2;
ImeasB3 = ImeasB2;
ImeasA2 = ImeasA;
ImeasB2 = ImeasB;
/* Read second ADC result : should be ready by now */
ImeasA = (ADC_ZERO - (signed)(get_ADC1()))<<3; /* Current Measurements */</pre>
ImeasB = (ADC_ZERO - (signed)(get_ADC2()))<<3; /* Inverted on CS-IIB */</pre>
ImeasA -= 64;
                                                /* Trim DC offsets
                                                                         */
ImeasB += 40;
IcalcC \approx - ImeasA - ImeasB;
/* Fourth ADC conversion start */
reg(ADCTRL1) = ADCEMULATOR|ADC1EN|ADC2EN|ADC_VDC1|ADC_VDC2|ADCSTART;
/* Calculate DC voltage scaling factor */
Vdc_sc = adc_Vdc>>s2;
if ((adc_Vdc < V_DC_MIN) && is_modulating) /* Test for low volts */
£
    Vscale = 32767;
    fault |= LOW_DC_VOLTS;
    PWM_fast_stop();
}
else if ((adc_Vdc > V_DC_MAX) && (adc_Vdc < 513)) /* Test for high volts */
£
    fault |= HIGH_DC_VOLTS;
    PWM_fast_stop();
}
else
{
    Vscale = fastdivu(v_scale_int,Vdc_sc)<<s1;</pre>
}
/* Calculate A Phase current error and scale */
VrefA_0 = (IrefA<<1) + IrefA - (IrefA2<<1)- ImeasA; /* Feedforward</pre>
                                                                         */
if (VrefA_0 > i_max_err)
•
    VrefA_0 = i_max_err<<s4;</pre>
}
else if (VrefA_0 < -i_max_err)</pre>
```

```
E.1. PCRINT.C: C INTERRUPT CODE
    £
        VrefA_0 = -i_max_err<<s4;
    }
    else
        Vre:fA_0 <<= 84;
    }
    VrefA_0 = ((long)i_scale_int*(long)VrefA_0)>>16;
    VrefA_0 = (VrefA_0+1)/2;
    g_a = VretA_0;
    /* Calculate B Phase current error and scale */
    VrefB_0 = (IrefB<<1) + IrefB - (IrefB2<<1)- ImeasB; /* Feedforward
    if (VrefB_0 > i_max_err)
    £
        VrefB_0 = i_max_err<<s4;</pre>
    }
    else if (VrefB_0 < -i_max_err)
     Ł
        VrefB_0 = -i_max_err<<s4;</pre>
     }
     else
     £
         VrefB_0 <<= s4;</pre>
     }
     VrefB_0 = ((long)i_scale_int*(long)VrefB_0)>>16;
    VrefB_0 = (VrefB_0+1)/2;
    Timing_R2_off();
     Timing_R2_on();
     /* Read third ADC result : should be ready by now */
     EmfCA = ADC_ZERO - get_ADC2();
     /* Calculate line voltages from line-to-line for Emfs */
     EmfA_1 = - EmfBA - EmfCA;
     EmfB_1 = EmfBA*2 - EmfCA;
     /* Fourth ADC conversion start - misc conversion */
     reg(ADCTRL1) * ADCEMULATOR | ADC1EN | ADC2EN | ADCSTART
     if (is_PCR)
     £
         /* Finish Vref calculation */
          VrefA_0 = 4*E_afA_1 - 2*EmfA_2 + VrefA_0;
          1f (VrefA_0 > v_max_err)
          £
              VrefA_0 = (v_max_err<<s3);</pre>
          }
          else if (VrefA_0 < -v_max_err)
              VrefA_0 = -(v_max_err<<s3);</pre>
```

333 */ EmfBA = ADC_ZERO - get_ADC1(); /* Voltage Measurements Inverted on IIB */ |((adc_index_d + (adc_index_d<<3))<<1);</pre>

*/

E.1. PCRINT.C: C INTERRUPT CODE

```
3
    else
    {
        VrefA_0 = VrefA_0<<a3;
    }
    /* Scale voltage to switching time */
    V_A = (((long)Vacale*(long)VrefA_0)>>16) - VactA_1;
    /* Finish Vref calculation */
    VrefB_0 = 4*EmfB_1 - 2*EmfB_2 + VrefB_0;
    if (VrefB_0 > v_max_err)
    Ł
        VrefB_0 = (v_max_err<<s3);</pre>
    }
    else if (VrefB_0 < -v_max_err)
    £
        VrefB_0 = -(v_max_err<<s3);</pre>
    }
    else
    {
        VrefB_0 = VrefB_0<<s3;</pre>
    }
    /* Scale voltage to switching time */
    V_B = (((long)Vscale*(long)VrefB_0)>>16) - VactB_1;
3
else /* is_PCR == FALSE */
£
    /* Instant VSI */
    VrefA_0 = PERIOD_2<<3;</pre>
    V_A = (((long)IrefA<<3)*(long)VrefA_0)>>16;
    V_A = (V_A+1) >> 1;
    V_B = (((long)IrefB<<3)*(long)VrefA_0)>>16;
    V_B = (V_B+1) >> 1;
}
V_C = -V_A - V_B;
                                 /* Find Vb from Va and Vc
/* Determine offset for effective 3rd harmonic injection */
/* Voff = -(max(Va,Vb,Vc)+min(Va,Vb,Vc))/2;
                                                           */
if (V_A > V_B)
ſ
    if (V_A > V_C)
    {
        if (V_B > V_C) Voff = V_B>>1;
        else
                        Voff = V_C>>1;
    }
    else
    £
        Voff = V_A>>1;
    }
}
e1se
ſ
    if (V_B > V_C)
```

```
£
       if (V_A > V_C) Voff = V_A>>1;
                       Voff = V_C>>1;
        4160
   }
    else
   •
        Voff = V_B>>1;
   }
}
/* Add offset into V_A, V_B and V_C to center the vectors */
V_A = V_A + Voff;
V_Apx = V_A;
V_B = V_B + Voff;
V_Bnx = V_B;
V_C = V_C + Voff;
V_Cnx = V_C;
/* Deadband compensation */
if (int2_vect == VECT_TIPINT)
Ł
    if (ImeasA > 80) V_A += dead_band;/* Switch on earlier
    if (ImeasB > 80) V_B += dead_band;/* 160 is about 1 amp
    if (IcalcC > 80) V_C += dead_band;
}
else
{
    if (ImeasA < 80) V_A += dead_band;
     if (ImeasB < 80) V_B += dead_band;
     if (IcalcC < 80) V_C += dead_band;
}
 /* Clamp switch times for pulse deletion and load registers */
if (V_A > MAX_TIME)
{
     reg(CMPR1) = 0;
     V_Anx * PERIOD_2;
     A_sat--;
 ŀ
 else if (V_A < -MAX_TIME)
 {
     if ((A_sat==0) && (int2_vect == VECT_T1UFINT))
         reg(CMPR1) = PERIOD - 1;
     else
         reg(CMPR1) = PERIOD;
     A_sat++;
     V_Anx = -PERIOD_2;
 }
 else
 {
     if ((A_sat>0) && (int2_vect == VECT_T1UFINT))
     {
         reg(CMPR1) = PERIOD;
          V_{Anx} = -PERIOD_2;
     }
      else
```

335 /* Upper switch turn on interrupt */ */ */

```
reg(CMPR1) = PERIOD_2 ~ V_A;
    A_sat = 0;
}
if ((A_sat > SAT_LIMIT)) (A_sat < -SAT_LIMIT))
£
    if ((is_modulating == TRUE) && (is_sync == TRUE))
    £
        PWM_fast_stop();
        fault |= LOST_SUPPLY;
        2X_state = 2X_LOST;
                                         /* Force 2X machine to restart */
    }
}
if (V_B > MAX_TIME)
£
    reg(CMPR2) = 0;
    V_Bnx = PERIOD_2;
    B_sat--;
}
else if (V_B < -MAX_TIME)
{
    if ((B_sat==0) && (int2_vect == VECT_T1UFINT))
        reg(CMPR2) = PERIOD - 1;
    else
        reg(CMPR2) = PERIOD;
    B_sat++;
    V_Bnx = -PERIOD_2;
}
else
£
    if ((B_sat>0) && (int2_vect == VECT_T1UFINT))
    {
        reg(CMPR2) = PERIOD;
        V_Bnx = -PERIOD_2;
   }
    else
        reg(CMPR2) = PERIOD_2 - V_B;
    B_sat = 0;
}
if ((B_sat > SAT_LIMIT))|(B_sat < -SAT_LIMIT))</pre>
{
    if ((is_modulating == TRUE)&&(is_sync==TRUE))
    {
        PWM_fast_stop();
        fault |= LOST_SUPPLY;
        ZX_state = ZX_LOST;
                                        /* Force ZX machine to restart */
   }
}
if (V_C > MAX_TIME)
{
    reg(CMPR3) = 0;
    V_Cnx = PERIOD_2;
    C_sat--;
}
else if (V_C < -MAX_TIME)</pre>
```

```
£
    if ((C_sat==0) && (int2_vect == VECT_T1UFINT))
        reg(CMPR3) = PERIOD - 1;
    else
        reg(CMPR3) = PERIOD;
    C_sat++;
    V_Cnx = -PERIOD_2;
}
else
ł
    if ((C_sat>0) && (int2_vect == VECT_TIUFINT))
    {
        reg(CMPR3) = PERIOD;
        V_Cnx = -PERIOD_2;
    }
    else
        reg(CMPR3) = PERIOD_2 - V_C;
    C_sat = 0;
ł
if ((C_set > SAT_LIMIT) || (C_sat < -SAT_LIMIT))
{
    if ((is_modulating == TRUE)&&(is_sync==TRUE))
    {
        PWM_fast_stop();
        fault |= (LOST_SUPPLY|LOST_SYNC);
        ZX_state = ZX_LOST;
    }
}
VactA_3 = VactA_2;
VactA_2 = VactA_1;
spare1 = (V_Anx<<1) - V_Bnx - V_Cnx;</pre>
VactA_1 = ((long)spare1*(long)Vthird)>>16;
VactB_3 = VactB_2;
VactB_2 = VactB_1;
spare1 = (V_Bnx<<1) - V_Anx - V_Cnx;</pre>
VactB_1 = ((long)spare1*(long)Vthird)>>16;
if (g_con == GRAB_GO)
ſ
     if (g_idx < G_COUNT)
     £
         g[g_idx][0] = ImeasA;
         g[g_idx][1] = IrefA;
         g[g_idx][2] = VrefA_0;
         g[g_idx][3] = ImeasB;
         g[g_idx][4] = IrefB;
         g[g_idx][5] = VrefB_0;
         g[g_idx][6] = adc_Vdc;
         g[g_idx] \{ 7\} = EmfBA;
         g[g_idx][8] = EmfCA;
         g[g_idx][9] = Voff;
         g[g_idx][10] = VactA_1;
```

336

.

337

/* Force ZX machine to restart */

~ -

$g[g_idx][11] = VactB_1;$ $g[g_idx][12] = mag_d;$				
$g[g_idx][13] = ILmeabA;$		/**	******	*******
$g[g_idx][14] = ILmeasB;$		/*	NAME:	PWM_Init()
$g[g_idx][16] = StatRF_{11}[0]+StatRF_{12}[0];$			RETURNS:	void
$g[g_idx][16] = StatRF_22[0]-StatRF_21[0];$		/*	DESCRIPTION:	Sets up registers for P
$g[g_idx][17] = Vdc_sum;$		/*	NOTES :	Need to initialize perio
$g[g_1dx][19] = Vdc_meas;$		/*		before calling.
g_idx++;			HISTORY:	13/09/2001 MN Altered
		/*:	****	*********
}		vo:	id PWM_Init(No	de op_mode)
else		Ⅰ €		
{			reg(EVIFRA)	= PDPINT;
$g_{con} = 0RAB_{DONE};$			-	
$g_{idx} = 0;$			reg(ADCTRL1)	= ADCEMULATOR ADCIEN AD
}			-	
}		1	reg(COMCON)	= 0x2b17; /* disable ful
Timing_R2_off();			reg(T1CON)	= 0xa806; /* stop timer
Timing_R2_on();				= 0x0000;
				= 0x0000;
/* Read fourth ADC result : should be ready by now */			100(10000	
adc_Vdc = get_ADC2(); /* Grab Vdc	*/		reg(CAPFIF0	= 0x00ff; /* clear the
adc_Vdc -= ADC_ZERO; /* Remove offset	*/		108 (001 111 0	
<pre>spare1 = get_ADC1();</pre>			ImeasA = 0;	
			ImeasB = 0;	
/* Read fifth ADC result : should be ready by now '			IcalcC = 0;	
a_val[adc_index_d] = get_ADC1();			1calco = 0;	
$a_val[adc_index_d+8] = get_ADC2();$			1. 0	ating made t
<pre>adc_index_d = (adc_index_d+1)&0x07;</pre>			/* Set oper	ating mode */
			is_PCR = 0	p_mode.is_PCR;
/* Ready for next interrupt */				p_mode.is_sync;
reg(ADCTRL1) = ADCEMULATOR ADC1EN ADC2EN ADC_14 ADC_1	5;		is_mag = 0	p_mode.is_mag;
			is_Vdc = (is_sync ht is_PCR ht (!
<pre>Timing_R2_off();</pre>			·	· · · · · · · · · · · · · · · · · · ·
0			/* Calculat	e sin tables */
<pre>} /* End INT2Service */</pre>			sin_table(s	in_table_A, TABLE_SIZE, 32
			sin_table(s	sin_table_B,TABLE_SIZE,32
		1		
/*************************************	*********			= 0x047a; /* 000 00 10
/* NAME: IN42Service()	*/		/* Timer (control
/* RETURNS: Void	*/		*	
/* DESCRIPTION: Interrupt for Zero Crossing Detection	*/		*	
/* NOTES:	*/		*	
/* HISTORY: 13/09/2001 MN Altered to suit CS-TIB	*/		*	
/**************************************	•		*	-+
interrupt void INT4Service(void)			*	+- 13
l Interitabl Apta Interestational			*	+- timer
1 into a reg(EVIID())				
<pre>int4_vect = reg(EVIVRC); ZX area = TPUE;</pre>			/* Action	control register */
$ZX_seen = TRUE;$			reg(ACTR)	= 0x0000; /* 0 000 00 00
	-		/*	
#if (CAP_PORT == CAP_PORT3)	/* ZX from V1 */	J		++-
ZX_time = PERIOD - reg(CAP3FIFO);	14 CV TLAM AT 41		*	+- space
<pre>#elif (CAP_PORT == CAP_PORT4)</pre>	In The American States I		±	+- space ve
ZX_time = PERIOD - reg(CAP4FIFO);	/* ZX from V4 */	Ī	*	•
#endif			/+ Cimple	action control register
			14 OTENTS	= 0x0000; /* 0000 0000
} /* End INT4Service */			Leg(SWOIR)	, - 0.0000, f. 3000 0000

```
ADC2EN | ADC_14 | ADC_15;
```

```
full compare - un-shadows registers */
er */
```

```
the fifo capture inputs */
```

```
(!is_mag) )?TRUE:FALSE;
32767,0,0);
32767,-21845,0);
10 00 1 11 10 10 */
 | | | +- T1CMPR active high
  | | +- T2CMPR active high
  | | +- T3CMPR forced high
  | +- compare output enable
  +- TitoADC
- T2toADC starts on period
TStoADC
r status bits */
00 00 00 00 00 */
+--+--+-- all pwm pins forced low
ice vector bits
vector disabled */
er */
V* 00 00 00 00 */
```

```
APPENDIX E. SHUNT DSP SOFTWARE
```

/* / / / / / / / / / / / / / / / / / /	* +- timer compare reload on zero
* \ / ++- all pwm pins forced low	+ +- clock source - internal
* \/ +- sample and hold active high	* +- timer enable
* - reserved */	* +- resorved
	* +- input clock prescaler
/* Deadband timer control */	* +- count mode selection - continuous up mode
reg(DBTCON) = 0x00e0 (DEADCNT<<8); /* xxxx xxxx 111 00 000 */	* +- emulation control bits - timer continues */
/* +- reserved	
* \ / +- prescalar	
* \/ +- enabled all pins	/* Enable timer 1 period and undeflow interrupt */
+ deadband time */	reg(EVIFRA) = (TIPINT TIUFINT);
	reg(EVIMRA) = (TIPINT TIUFINT);
reg(CMPR1) = PERIOD_2;	reg(EVIMRB) = 0;
$reg(CMPR2) = PERIOD_2;$	$10\hat{k}(EATUW) = 0$
reg(CMPR3) = PERIOD_2;	/* Enable INT2 interrupt */
reg(SCMPR1) * 0;	reg(IFR) = ENABLE_INT2;
reg(SCMPR2) = 0;	reg(IRR) = ENABLE_INT2;
reg(SCMPR3) = 0;	Teg(Ink) (= ENABLE_LAIZ,
108(100) = 0;	to show the second state
(* Company anthrol we shaken the	/* start timer 1 */ reg(TiCON) = 0xa842; /* 10 101 000 0 1 00 00 1 0 */
/* Compare control register */	
reg(CDMCDN) = 0x2b17; /* 0 01 0 10 1 1 0 00 10 111 */	/* Timer 1 +~ reserved * +- timer compare enable
reg(COMCON) = 0xab17; /* 1 01 0 10 1 1 0 00 10 111 */	* timer compare reload on zer
/* +- pins in pwm mode	* 1 +- clock source - internal
* +- reload SACTR immediately	* +- timer enable
* +- reload SCMPRx on zero or period	* +- reserved
* +- uso timer1	* +- input clock prescaler
* 1 +- simple compare enabled	* +- count mode selection - continuous up mode
<pre>* +- full compare enabled * +- reload ACTR immediately</pre>	* +- emulation control bits - timer continues */
 i i - reroad ACIA immediatory i - space vector mode disabled 	
 i + space vector mode disabled i + CMPRx reload on zero or period 	reg(CAPCON) = 0xB855; /* 1 01 1 1 0 0 0 01 01 01 01 */
* *- compare enable */	/* Capture control ++- positive edge detect
+ combara endate +}	/+ Capture control ++- positive edge detect
reg(T2PR) = PERIOD-1;	+- cap4 starts adc
reg(T2CNT) = 0;	+-+- cap 34/12 use timer 2
reg(T2CMPR) = 3*PERIOD/4;	+++- enable cap 3/4
100(10000) = 0.10000000000000000000000000000000000	+~ enable cap 12 / disable QEP
reg(T2CON) = 0x9082;/* 10 010 000 1 0 00 00 1 0 */	+- don't reset capture unit */
/* Timer 2 +- reserved	if (is_sync == TRUE) /* don't need ZX interrupt if running as current so
* +- timer compare enable	IT (IS_BYNC SE INOL) /* GON C NEED 2A INCOLLEPT 22 Carrier and
* +- timer compare reload on zero	reg(EVIFRC) = 0x000f; /* Reset capture input flags
* +- clock source - internal	reg(Evinte) = oxooor, // model offense = 1 = 0
* +- timer enable	#if (CAP_PORT == CAP_PORT3)
* +- enable on timer 1 enable	
* +- input clock prescaler	<pre>#elif (CAP_PORT == CAP_PORT4)</pre>
<pre>* +- count mode selection - continuous up mode * +- emulation control bits - timer continues */</pre>	
+ emulation control bits - timer continues */	#endif
reg(T1PR) = PERIOD;	reg(IFR) = ENABLE_INT4; /* Enable interrupt 4
reg(T1CNT) = 0;	reg(IMR) = ENABLE_INT4;
D/**** - *}	ICR/INN I - ENDERTRYAL
/* NOTE: must start timer the first time, and load the various registers	f phase = 0;
* which are shadowed and only reload on timer overflow */	phase = 0 ; phi = 0 ;
reg(T1CON) = 0xa802; /* 10 101 000 0 0 00 00 1 0 */	
/* Timer 1 +- reserved	huge-rech amo
* +- reserved * +- timer compare enable	$index_d = 0;$
· · · · · · · · · · · · · · · · · · ·	$mag_d = 0;$

340

3

+- timer compare reload on zero

```
00 00 1 0 */
| | +- reserved
| | +- timer compare enable
+- timer compare reload on zero
+- clock source - internal
timer enable
reserved
clock prescaler
le selection - continuous up mode
ontrol bits - timer continues */
0 01 01 01 01 */
| | | +--+- positive edge detect
| +--+- positive edge detect
+- cap4 starts adc
 cap 34/12 use timer 2
able cap 3/4
cap 12 / disable QEP
et capture unit */
interrupt if running as current source */
                               */
et capture input flags
                               */
ble capture 3 input interrupt
ble capture 4 input interrupt
                               */
                                */
ble interrupt 4
```

st a reasonable value "50Hz */ 341

「正常要要

*/

*/

*/

*/

*/

*/

*/

$mak_q = 0;$ $mag_af = 0;$ Vdc_ref = 0; Vdc_sum = 0; ZX_state = ZX_LOST; $ZX_count = 0;$ $2X_in_aync = 0;$ ZX_seen - FALSE; $ZX_cycles = 0;$ $ZX_sum = 0;$ $ZX_phase_err = 0;$ $ZX_err_oum = 0;$ in_sync = FALSE; $A_sat = 0;$ $B_{eat} = 0;$ $C_{sat} \approx 0;$ is_modulating = FALSE; s5 = log2((long)(32767/I_SCALE+0.5)); s6 = log2((long)(65535/V_SCALE+0.5)); v_scale_int = (unsigned int)(V_SCALE*(1<<s6)+0.5);</pre> i_scale_int = (signed int)(I_SCALE*(1<<s5)+0.5);</pre> s2 = log2((long)(Vdc_MAX/250.0/V_DC_SC+0.5)); s1 = log2((long)(Vdc_MIN*32000.0/(V_DC_SC*v_scale_int)+0.5)) - s2; s3 = 16 - s1 - s2 - s6; s4 = 14 - s5; $i_max_err = (1 << (15 - s4)) - 1;$ $v_{max}_{err} = (1 < (15 - s3)) - 1;$ if ((s3 > 3)||((s1*s2*s3*s4*s5*s6) < 0)) £ fault |= SCALE_ERROR; } } /* End PWM_Init */ /* NAME: PWM_Start() /* RETURNS: void /* DESCRIPTION: Sets up registers to start PWM modulation. /* NOTES: Called from background code. /* Due to deadband/ACTR bug - re-initializes the entire PWM timers stuff /* /* HISTORY: 13/09/2001 MN Altered to suit CS-IIB void PWM_Start(void) {

```
unsigned int int_mask,i;
```

```
int_mask = reg(EVIMRA);
reg(EVIMRA) &= "(TIPINT|TIUFINT); /* Disable PWM interrupt */
```

```
/* Force PWM outputs low before initializing them */
reg(COMCON) = 0x2b17;
                                    /* Disable full compare outputs */
reg(T1CON) = 0xa806;
                                    /* Stop timer */
reg(SACTR) = 0x0000;
```

reg(ACTR) = 0x0000;reg(GPTCON) = 0x047a; reg(ACTR) = 0x0666;reg(SACTR) = 0x0000;reg(DBTCON) = 0x00e0|(DEADCNT<<8); /* xxxx xxxx 111 00 000 */ reg(CMPR1) = PERIOD_2; reg(CMPR2) = PERIOD_2; reg(CMPR3) = PERIOD_2; reg(SCMPR1) = 0; reg(SCMPR2) = 0;reg(SCMPR3) = 0; /* Compare control register */ reg(COMCON) = 0x2b17;reg(COMCON) = 0xab17; reg(T2PR) = PERIOD-1; /* <<< stop timer 1 & 2 */ reg(T1CON) = 0xa802;reg(T2CNT) = 0;reg(T2CMPR) = 3*PERIOD/4; reg(T2CON) = 0x9082;reg(T1PR) = PERIOD;reg(TiCNT) = 0;reg(TiCON) = 0xa802; reg(T1CDN) = 0xa842; $mag_d = 0;$ $mag_q = 0;$ $mag_af = 0;$ Vdc_ref = 0; Vdc_sum = 0; Vthird = (65536L/3); is_modulating = TRUE; $A_sat = 0;$ $B_sat = 0;$ $C_sat \approx 0;$ /* Set up registersfor ADC measurements */ reg(ADCTRL1) = ADCENULATOR | ADC1EN | ADC2EN | ADC_14 | ADC_15; reg(ADCTRL2) = ADCEVSOC|ADCPSCALE; /*0x0403;*/ /* Re-enable interrupts */ reg(EVIFRA) = (T1PINT)T1UFINT); reg(EVIMRA) # int_mask; } /* End PWM_Start */

/* NAME: PWM_Stop()

E.1. PCRINT.C: C INTERRUPT CODE

/* RETURNS: void */ /* DESCRIPTION: Stops the PWM but leaves the interrupt running */ /* NOTES: Called from background code. */ inline void PWM_Stop(void) £ PWM_fast_stop(); } /* End PWM_Stop */ /* NAME: fault_init() /* RETURNS: void */ /* DESCRIPTION: Uses fault_mask to initialise the correct level */ /* comparison fault interrupt triggers. */ /* NOTES: Called from background code. */ 13/09/2001 MN Altered to suit CS-IIB /* HISTORY: */ void Fault_init(unsigned int fault_mask) £ fault = NO_FAULT; /* Initialize the level comparison interrupts */ if (fault_mask&LC_VDC1) £ reg(XINT1) = 0x8004; /* Clear interrupt flag, rising edge triggered */ /* Enable INT1 interrupt */ if (fault_mask&(LC_VDC1)) Ł reg(IFR) = ENABLE_INT1; reg(IMR) |= ENABLE_INT1; if (fault_mask&LC_VDC1) reg(XINT1) |= 0x0001; /* enable interrupt */ /*if (fault_mask&LC_I_MOD) reg(XINT3) != 0x0001;*/ /* enable interrupt */ 3 } /* End Fault_init */ /* NAME: XINT1_int() /* RETURNS: void */ /* DESCRIPTION: Over DC bus fault detection interrupt - XINT2 */ /* NOTES: */ /* HISTORY: 13/09/2001 MN Altered to suit CS-IIB */ interrupt void XINT1_int(void) { PWM_fast_stop(); fault |= LC_VDC1; } /* end XINT1_int */ /* NAME: check_faults() /* RETURNS: unsigned integer - value of fault, if any. */

E.1. PCRINT.C: C INTERRUPT CODE

```
/* DESCRIPTION: Clears the faults and checks that they have cleared.
/* NOTES:
                Called from background code.
                13/09/2001 MN Altered to suit CS-IIB
/* HISTORY:
unsigned int check_faults(unsigned int fault_mask)
    unsigned int val = NO_FAULT;
   if (fault_mask&PDP_FAULT)
   £
       reg(EVIFRA) = 0x0001; /* clear and test for return */
       val = (reg(EVIFRA)&0x0001)?PDP_FAULT:0; /* for PDPINT */
   }
    /* Test LC_VDC1 pin (XINT1) */
    if (fault_mask&LC_VDC1)
    £
        val |= (reg(XINT1)&0x0040)?LC_VDC1:0;
   }
    /* Test level of ZX_in_sync for re-synchronization */
    if (fault_mask&LOST_SYNC)
    ł
        val |= (ZX_in_sync<ZX_SYNC_LIMIT)?LOJT_SYNC:0;</pre>
    3
    /* Clear X_sat counters for lost supply */
    if (fault_mask&LOST_SUPPLY)
    Ł
        A_sat = 0;
        B_{aat} = 0;
        C_sat = 0;
    }
    /* Test DC voltage */
    if (fault_mask&LOW_DC_VOLTS)
    {
        val |= (adc_Vdc<V_DC_MIN)?LOW_DC_VOLTS:0;</pre>
    }
    if (fault_mask&HIGH_DC_VOLTS)
    Ł
        val |= (adc_Vdc>V_DC_MAX)?HIGH_DC_VOLTS:0;
    }
    fault = val;
    return val&fault_mask;
} /* End check_faults */
/* gets the operating mode in *m and returns the fault status */
 unsigned int GetMode(Mode *m)
{
    m->is_mod = is_modulating;
    m->in_sync = in_sync;
    m->is_PCR = is_PCR;
```

344

*/ */ */

m->is_mag = is_mag; m->is_sync = is_sync;

return fault;

} /* End GetMode */

/* NAME: SetMag(signed int, signed int, signed int) */ /* RETURNS: void DESCRIPTION: Sets the magnitude reference with direct and quadrature /* */ magnitudes. /* */ /* NOTES: Called from background code. */ /* Mag = 32767 == 200% */ /+ mX has 8 bits afters the point. is 256d == 1% mod depth = */ inline void SetMag(signed int md, signed int mq, signed int maf) £

mag_d = md; mag_q = mq; mag_af = maf;

} /* End SetMag */

/*	NAME :	GetMagD(void)	*/
/*	RETURNS:	signed int	*/
/*	DESCRIPTION:	Gets the direct (real) magnitude reference.	*/
/*	NOTES:	Called from background code.	*/
/*		Mag = 32767 == 200%	*/
/*		mX has 8 bits afters the point. is 256d == 1% mod depth	+/

inline signed int GetMagD(void)

.

£

return mag_d;

} /* End GetMag */

		SetMagAF(signed int)	*/
/* RE	ETURNS :	void	*/
/* DE	ESCRIPTION:	Sets the active filter magnitude reference	*/
/* NC	DTES:	Called from background code.	*/
/*****	*****	******	********

mag_af = maf;

} /* End SetMagAF */

/**** ********************************		**/	
14	NAME:	SetMagDC(signed int)	*/

/* RETURNS: brov /* DESCRIPTION: Sets the DC bus magnit Called from backgroun /* NOTES: inline void SetMagDC(signed int mdc_ref) Vdc_ref = mdc_ref; } /* End SetMagDC */ GetMagDC(void) /* NAME: /* RETURNS: signed int /* DESCRIPTION: Gets the DC voltage ma Called from background /* NOTES: inline signed int GetMagDC(void) ſ return Vdc_ref; } /* End GetMagDC */ /* NAME: SetPhase (unsigned int /* RETURNS: void /* DESCRIPTION: Sets the phase offset Called from backgroun /* NOTES: inline void SetPhase(unsigned int phase_offset) £ ph1 = phase_offset; } /* End SetPhase */ GetPhase(void) /* NAME: unsigned int - curren /* RETURNS: /* DESCRIPTION: Gets the phase offset Called from backgroun /* NOTES: /****** inline unsigned int GetPhase(void) £ return phi; } /* End GetPhase */ IncrPhase(signed int) /* NAME: unsigned int ~ increm /* RETURNS: /* DESCRIPTION: Increments the phase /* NOTES: Called from backgroun

E.1. PCRINT.C: C INTERRUPT CODE

347

は、「「「「「」」」」

	*/
tude roference	+/
id code.	+/
****	*********
if)	

****	********/
	+/
	+/
agnitude reference.	+/
d code.	*/
*******	********/

*****	**/
c)	*/
- •	*/
t for the reference (65536 == 360deg)	*/
ad code.	*/
***********	**/
se offset)	

******	:***/
	+/
nt phase offset (65536 ≠≠ 360deg)	*/
t for the reference	*/
nd code.	*/
******	****/

**********	*/
.)	*/
mented phase offset (65536 == 360deg)	*/
offset for the reference	*/
nd code.	*/
*************	+/

/* moves the phase offset, returning the new value, 32767 == 180deg */ inline unsigned int IncrPhase(signed int dphi) ł

return (phi += dphi);

} /* End IncrPhase */

348

/* NAME: GetFundFreq(void) /* RETURNS: integer - fundametal frequency achieved (1/256th of a Hz) */ /* DESCRIPTION: Gets the fundamental frequency. */ /* NOTES: Called from background code. */ signed int GetFundFreq(void)

£

return (signed int)((((long)phase_step)*(CPU_FREQ/PERIOD))/266L);

} /* End GetFundFreq */

- /*1	******	***********	*******/
/*	NAME:	SetFundFreq(signed int)	*/
/*	RETURNS :	integer - fundametal frequency achieved	*/
/*	DESCRIPTION:	Sets the fundamental frequency.	*/
/*	NOTES:	Called from background code.	*/
/*		ff has 8 bits afters the point. ie 256d == 1Hz	*/
/**	*****	*********	********
voi	d SetFundFreq	(signed int ff)	
£		-	

- if (is_sync == FALSE) /* cannot set fund freq if synchronizing */ £
 - phase_step = (unsigned int)((256L*(long)ff)/(CPU_FREQ/PERIOD));
- } /* End SetFundFreq */

}

{

/* Sets the level of deadband compensation in nanoseconds */ inline void SetDeadBand(unsigned int d)

if (d > MAX_DEADBAND) d = MAX_DEADBAND;

dead_band = d / (unsigned int)(1e9 / CPU_FREQ);

} /* End SetDeadBand */

E.2. PWMBACK.C: C BACKGROUND CODE

E 2 sumback a C I	Background Code	
•	-	
•	***************************************	-
/*		¥/ \$/
/* Application: PCR backgroun		*/
/* Developed By: Monash Univer /* Author: M.Newman and		*/
/* Author: M.Newman and /* File: pcrmain.c		•/
/* History: derived from		*/
/* History: derived from		*/
		*/
		*/
/* vo/ov/2001 int introduct		*/
/********	****	*/
<pre>#include <c240.h></c240.h></pre>		
#define MiniDSPpcb 1		
#include <mu_pcb.h></mu_pcb.h>		
#include <stdlib.h></stdlib.h>		
<pre>#include <conio.h></conio.h></pre>		
#include <adc.h></adc.h>		
<pre>#include <intrpt.h></intrpt.h></pre>		
<pre>#include <iospace.h></iospace.h></pre>		
#include <math.h></math.h>		
#include <iib.h></iib.h>		
#include "pcr.h"		
#include "timer.h"		
#include "shunt.h"		
/+ V	**************************************	*/
signed int		
Idemand,	/* Demanded current in 256th of an amp	*/
Ia = 0,	/* Measured current in 256th of an amp	*/
mod_depth,	/* Mod depth in 8ths of a percent	*/
Vdc = 0,	/* DC bus voltage in volts	*/
mag_af_bak,	/* Background level active filter mag. ref.	*/
mag_dc_bak,	/* Background level dc voltage mag. ref.	*/
mag_bak;	/* Background level magnitude reference	*/
unsigned ist		
dead hand comp = 0xffff.	/* Dead time compensation level in nanoseconds	*/
sw_freq = 0,	/* Switching frequency	*/
Ipeak,	/* Plak measured current in 256th of an amp	*/
old_fault = NO_FAULT,	/* Known faults	*/
freq,	/* Fundamental frequency	*/
digin,	/* Mirror of the digital inputs	*/
$a_va1[16] = \{0\},$	/* Latest analog values	*/
$is_af_on = FALSE$,	/* Indicates whether active filtering is on	*/
$ref_double = FALSE,$	/* Flag to indicate a reference step of double	*/
ref_double_bak = FALSE,	/* Flag to force reference step of double	*/
$step_flag = FALSE,$	/* Indicates that step change is requested	*/
tested_faults;	/* Which faults are tested for	*/

*********	*****/
	*/
3	*/
	*/
	*/
	*/
	*/
	*/
ibrary and KPI hardware	*/
with the MiniDSP and CS-IIB	*/
	*/
*****	******

	•
CLARATIONS	*/
*************************	***/
d current in 256th of an amp	*/
d current in 256th of an amp	*/
th in 8ths of a percent	*/
voltage in volts	*/
und level active filter mag. ref.	*/
und level dc voltage mag. ref.	*/

語語などのない。

<pre>short unsigned int ramp_count = 0;</pre>	/* Used to slow down VDC Ramp up	*/
• •		
Mode		
op_mode;	/* Operating mode	*/
timerNumber		
onesec_timer,	/* Times out seconds	*/
fault_timer;	/* Timer for fault clearing	+/
signed int		
g[G_COUNT] [G_SIZE];	/* Grab data	*/
/* State stuff */		
typedef void (* funcPtr)(vo	hid):	
typedef struct		
< T		
funcPtr f;		
int first;		
} StateType;		
StateType state;		
/****************************	******	**/
/*	FUNCTION DECLARATIONS	*/
/****************	*************	**/
	• • • • •	
<pre>#define NextState(_s_,_f_)</pre>	$\{ _s\1 = \&_f_; \}$	
<pre>#dcfine IsFirstState(_s_)</pre>	_sfirst = 1; } (_sfirst == 1)	
<pre>#define DoneFirstState(_s_)</pre>		
#define IsLastState(_s_)		
<pre>#define DoState(_s_)</pre>	((*(_sf))())	
<pre>#define IsCurrentState(_s_,</pre>	$f_{-}(s_{-}, f == t_{-}f_{-})$	
<pre>void StateInit(void);</pre>		
<pre>void StateRestart(void); void StateIsolated(void);</pre>		
void StateCharge(void);		
<pre>void StateCloseWait(void);</pre>		
<pre>void StateOpenWait(void);</pre>		
<pre>void StateSync(void);</pre>		
<pre>void %tateStop(void);</pre>		
void StateRun(void);		
<pre>void StateRampUp(void); void StateRampDown(void);</pre>		
void StateFault(void);		
······································		
<pre>void CheckFault(void);</pre>	<pre>/* Fault detection - uses tested_faults</pre>	*/
/* Serial port display of v		
void init_display(StateType	state);	
<pre>void display(char c); void display_fault(unsigned</pre>	int fault).	
drobreh reare/misiRuen	and there is	

E.2. FWMBACK.C: C BACKGROUND CODE

zx_ste t ctrl
t ctrl
ial in
les an
forms
s usor
s the
n r

/**	**********	*****	**********	+/
1*			TION DEFINITIONS	*/
/**	*****	*****	**************************************	**/
-			*******	
	NAME:			*/ */
	RETURNS:		ays 0) low of the background software	*/
-	NOTES:	CONCLOID FUG 1	TOM OT THE PACKRICOUN SOLEMOTE	*/
		05/09/2001 MN	iib_init() added for CS_IIB operation	*/
/*	HISTORI;		OCR-A & B overidden to fix lib_init bug	*/
	*****		*******	**/
•	main()			
ſ				
	char			
	quit = 0	3		
	signed int			
		t = FALSE,		
	count =	-		
	freq_sca mag_scal	•		
	unsigned int	-		
		-,		
	/* Standard	initialization	for the board	*/
	<pre>init_pcb();</pre>			
	<pre>iib_init();</pre>			
			C_VDC1/LC_I_MOD/HIGH_DC_VOLTS;	
	tested_fault	S = FDF_FAULTI	X_VDC11LC_1_NUD1RIGN_DC_VOLID;	
	roc(0CRA) =	0+130f · /* 0001	1 0011 0000 1111	
	Tek(DCMA) -			
			\/ ++ use IOPAO-3 as ADC in	
			+ not used	
		l	++ IOPBO&1 as PWM outputs	
			++ IOPB2&3 as dig out	
			+ IOPB4 as T2PWM (S&H trigge	
		+	IOPB5-7 as dig out	*/
	reg(OCRB) ≈		0 0000 1111 1101 */	
		/* \	/ \ \ +- ADCSOC	
			<pre>\/ + not used ++ IOPC223 as dig out</pre>	
			+ CAP1 & CAP2	
			+ IOPC6&7 as CAP3 and CAP4	
			+ not used */	
			- · · · · ·	

ate); cl_type);

input handling : returns quit status analog values to real units	*/
s one second events	*/
er for relevant parameters	*/
e parameters with default values	*/
*****	•
FINITIONS	-*/
**************************************	**/
****	**/
	*/
	*/
the background software	*/
	*/
nit() added for CS_IIB operation	*/
& B overidden to fix lib_init bug	*/

「「「「「「「」」


E.2. PWMBACK.C: C BACKGROUND CODE

```
/* NAME:
              onosec_events()
/* RETURNS:
              void
  DESCRIPTION: It is the background process task to clear the flags
/*
  NOTES:
/*
              XX/XX/2001 MN
  HISTORY:
/*
void onesec_events(void)
ł
   ReloadTimer(onesec_timer, 1000 mSEC);
   /* Check for low speed faults */
   if (IsCurrentState(state,StateFault))
      display_fault(fault&tested_faults);
   4
   display(1);
} /* End onesec_events */
/* NAME:
              display()
              void
/* RETURNS:
/* DESCRIPTION: Displays variables an
              Case O never happens
/* NOTES:
              10/10/2001 NN Full
/* HISTORY:
void display(char c)
£
   signed int
       temp;
   static unsigned int step = 0;
   if (c == TRUE)
   £
       step = 1;
       puts(" \r");
   ł
    else if (step > 0)
       step++;
   }
    switch(step)
    £
       case 1: display_state(state)
       case 2: puts(" ");
       case 3: display_ZXstate(ZX_st
       case 4: puts(" ");
       case 5: putf(freq,256,1);
       case 6: puts("Hz ");
       case 7:
              if(is_af_on)
```

```
puts("\n\n\tPCR/VSI controller\n\u");
```

```
/* Set up interrupt vectors */
set_SISR_vector(RTI_int, INT1, WDINT);
set_SISR_vector(XINT1_int,INT6, XINT1_ISR);
set_GISR_vector(INT2Service,INT2);
set_GISR_vector(INT4Service,INT4);
/* Set up registers for ADC measurements */
reg(ADCTRL1) = ADCEMULATOR | ADC1EN | ADC2EN | ADC_14 | ADC_15;
reg(ADCTRL2) = ADCEVSDC|ADCPSCALE; /* 0x0403 */
digin = ReadDigIn();
/* Test for auto start */
if (get_dips()&DIP_AUTO)
                                /* Autostart Parameters
                                                                       */
{
    autostart = TRUE;
   set_variables();
7
else
ſ
   get_variables();
3
sw_freq = (CPU_FREQ/2/PERIOD_2 + 1)/2;
puts("Switching frequency is ");
                                    putu(sw_freq);
puts("Hz\nhalf_period is ");
                                    putu(PERIOD_2);
                                                          puts("\n");
puts("Deadband compensation is: "); putu(dead_band_comp); puts("ns\n");
if (autostart == FALSE)
£
   puts("\nPress any key to start\n");
    getc();
3
freq_scale = (50*163841 + sw_freq/2)/sw_freq;
StateInit();
                        /* Initialize state machine
                                                                       */
init_display(state);
                       /* Initialise display stuff
                                                                       */
while (quit != 1)
ſ
   GetMode(&op_mode); /* Retrieve operating mode
                                                                       */
   CheckFault();
                       /* Check for faults
                                                                       */
                       /* Call state function
   DoState(state);
   digin = ReadDigIn();/* Read IIB digital inputs (inverted in hardy.)*/
   quit = keyboard(); /* Handle keyboard input
                                                                       */
   TimerFuncPoll();
                       /* Run any queued timer functions
                                                                       */
   scale_adcs();
                       /* Scale add measurements
                                                                       */
   display(0);
                       /* Serial port display
                                                                       +/
```

}



*/ */ */ */

******	****/
	*/
	*/
nd state through serial port	*/
3 -	*/
re-work of display variables	*/
*****	*****/

;	break;
	break;
itate);	break;
	break;
	break;
	break;

E.2. PWMBACK.C: C BACKGROUND CODE

```
puts("E:");
              0180
                 puts("D:");
              putf((a_val[AVAL_POT2]-512)*100,128,1);
              break:
       case 8: puts("% ");
                                      break;
       case 9:
              1f (IsCurrentState(state,StateCharge))
              £
                 putf(Ipeak,256,2);
                 puts("A ");
             }
              else if (op_mode.is_PCR)
              £
                 if (op_mode.is_mag)
                 Ł
                    putf(Idemand, 256, 2);
                    puta("A ");
                 }
                 elso
                 £
                     temp = V_DC_SC*(1L << 14);
                    putd( ((long)(mag_dc_bak<<2)*(long)temp)>>16 );
                    puts("Vdc ");
             }
              else
             ł
                 putf(mod_depth,8,1);
                 puts("% ");
             }
             break;
       case 10: putd(Vdc);
                                      break;
       case 11: puts("Vdc ");
                                      break;
       case 12: display_CTRLstate(Ctrl_Type); break;
       default: step = 0;
   7
} /* End display */
/* NAME:
              scale_adcs()
                                                                */
/*
   RETURNS:
              void
                                                                */
   DESCRIPTION: Scales analog values to real units (ie V, A, %)
/*
                                                                */
/*
   NOTES:
                                                                */
/*
   HISTORY:
              05/09/2001 MN Analog offsets changed to suit CS-IIB
                                                                */
/*
              01/10/2001 MN Pot 2 analog added for active filtering
                                                                */
void scale_adcs(void)
£
   signed int
      temp;
   mag_af_bak = (a_val[AVAL_POT2]-512)*MAG_SCALE; /* +128 is 100%
                                                                */
```

```
if (op_mode.is_mag)
   £
       if (|ref_double_bak)
          mag_bak = (a_val[AVAL_POT1]-512)*MAG_SCALE;
       else
           mag_bak = ((a_val[AVAL_POT1]-512)*MAG_SCALE)<<1;</pre>
   }
   else
   £
       mag_dc_bak = a_val[AVAL_POT1];
   1
   if (op_mode.is_PCR)
   ſ
       tomp = (I_AC_SC*(1L<<18));
       Idemand = ((long)mag_bak*(long)temp)>>16;
   }
   olse
   ſ
       temp # 100L*(1<<5);
       mod_depth = ((long)mag_bak*(long)temp)>>16;
   freq = GetFundFreq();
   temp = V_DC_SC*(1L << 14);
   Vdc = ((long)(adc_Vdc<<2)*(long)temp)>>16;
} /* End scale_adcs */
/* NAME:
                CheckFault()
                void
/*
   RETURNS:
   DESCRIPTION: Fault detection - uses tested_faults
/*
/* NOTES:
void CheckFault(void)
£
    if ((fault&tested_faults)&&(!IsCurrentState(state,StateFault)))
   -{
       PWM_Stop();
       ContactorOpen(DIG_CONT|DIG_AUX_CONT);
       old_fault = fault;
       NextState(state,StateFault);
       display_fault(old_fault);
   }
} /* End CheckFault */
/* NAME:
                StateInit()
/* RETURNS:
                void
/* NOTES:
```

354

/* Magnitude control */ Ia = (int)(((long)((signed)a_val[AVAL_I1]-504)*(I_AC_SC*1024L))/4); */ */ */

*/ */ /* DESCRIPTION: State used to initialise PWM, state, and other variables */ On completion state is changed to "StateIsolated". */

356

E.2. PWMBACK.C: C BACKGROUND CODE

```
/* HISTORY:
            XX/XX/2001 MN XXX
/***********
void StateInit(void)
£
   SetFundFreq(100+256);
  SetDeadBand(dead_band_comp);
   tested_faults = PDP_FAULT[LC_VDC1]LC_I_MOD]HIGH_DC_VOLTS;
   Fault_init(tested_faults);
  PWM_Init(op_mode);
  EnableInts();
  TimerInit();
                        /* Start timer for background processes
                                                         */
   onesec_timer = GetTimer(); /* For ticking off 1 sec events
                                                         */
  StartTimer(onesec_timer, 1000 mSEC, &onesec_events);
  fault_timer = GetTimer(); /* For fault clearing
                                                         */
  NextState(state,StateIsolated);
  SetLamp(LAMP_ON(LAMP_READY(LAMP_FAULT, CLEAR);
} /* End StateInit */
/**************
/* NAME:
            StateIsolated()
/*
  RETURNS:
            void
/*
  DESCRIPTION: State used to keep the inverter isolated from the primary */
/*
  NOTES:
/* HISTORY:
            10/09/2001 MN Created
void StateIsolated(void)
£
   tested_faults = ALL_FAULTS& (LOW_DC_VOLTS|LOST_SUPPLY|LOST_SYNC);
   ContactorOpen(DIG_CGNT(DIG_AUX_CONT);
  if (IsFirstState(state))
  -f
      init_display(state);
                              /* Initialise display header
                                                         */
      DoneFirstState(state);
  }
   if ( UnIsolatePressel() )
  £
      NextState(state,StateRestart);
} /* End StateIsolated */
/* NAME:
            StateRestart()
/* RETURNS:
            void
/* DESCRIPTION: Restart everything either after a fault or on start up
/* NOTES:
void StateRestart(void)
£
```

```
SotMag(0,0,0);
   SetMagDC(0);
   NoxtState(state,StateCharge);
   tested_faults = ALL_FAULTS&"(LOW_DC_VOLTS|LOST_SUPPLY|LOST_SYNC);
   SetLamp(LAMP_READY, SET);
} /* End StateRestart */
/********************
               StateCloseWait()
/* NAME:
   RETURNS:
               void
/*
/* DESCRIPTION: Closes charge contactor and waits for DC bus to charge
/* NOTES:
/* HISTORY:
void StateCharge(void)
ł
    static int maxIa = 0, oldmaxIa = 0;
    static timerNumber peak_timer;
    static timerNumber charge_timer;
    if (IsFirstState(state))
    - E
        init_display(state);
        DoneFirstState(state);
        maxIa = 0;
        oldmaxIa = 0;
        ContactorClose(DIG_AUX_CONT);
        peak_timer = GetTimer();
        charge_timer = GetTimer();
        StartTimer(charge_timer, 10000 mSEC, NULL);
        StartTimer(peak_timer,
    }
    if ( IsolatePressed() )
    £
        ContactorOpen(DIG_CONT(DIG_AUX_CONT);
        NextState(state,StateIsolated);
    }
     else if (StopPressed())
        NextState(state,StateRestart);
        ContactorOpen(DIG_AUX_CONT);
    else if (IsTimerFinished(charge_timer))
    { /* If still drawing >1Amp after 10 seconds > fault */
        if (oldmaxIa > (1.0*256))
        £
            fault )= DC_CHARGE_FAULT;
            NextState(state,StateFault);
            ContactorOpen(DIG_AUX_CONT);
        7
        else /* No fault, so keep charging */
            StartTimer(charge_timer, 10000 mSEC, NULL);
```

10/09/2001 MN Isolated State accounted for */ /* Timer for peak Ia measurement */ /* Timer for dc bus charging */ /* Initialise display header */ /* Clear maxIa before starting wait*/ */ /* Timer for the peak meas. /* Timer for the charge delay */ 2000 mSEC, NULL); /* Ipk > 1.0A */

E.2. PWMBACK.C: C BACKGROUND CODE

```
ા
   }
   /* Calc max(Ia) */
   if (Ia > maxIa) maxIa = Ia;
   else if (-Ia > maxIa) maxIa = -Ia;
   Ipeak = maxIa;
   /* Test for charged DC bus */
   if (IsTimerFinished(peak_timer) & ([IsolatePressed()))
   £
       if ((maxIa > (0.3*256))||(Vdc < Vdc_MIN+5))
                                                      /* Ipk > 0.3A */
       { /* Not charged yet, wait further */
          StartTimer(peak_timer, 200 mSEC, NULL);
           oldmaxIa = maxIa;
          maxIa = 0;
       }
       else /* Charged! */
           NextState(state,StateCloseWait);
          fault &= ~LOW_DC_VOLTS; /* Clear fault flag */
           tested_faults |= LOW_DC_VOLTS; /* Enable low Vdc fault checking */
       7
   }
   if (IsLastState(state))
   £
       FreeTimer(peak_timer);
       FreeTimer(charge_timer);
   7
} /* End StateCharge */
/* NAME:
               StateCloseWait()
                                                                   */
/* RETURNS:
               void
                                                                   */
/* DESCRIPTION: Closes the main contactor and waits for it to close
                                                                   +/
/* NOTES:
               Once closed, state becomes StateSync or StateStop
                                                                   */
/* HISTORY:
               10/09/2001 MN Isolated State accounted for
                                                                   */
void StateCloseWait(void)
{
   static timerNumber cont_timer;
                                    /* Contactor closing delay
                                                                   */
   if (IsFirstState(state))
   £
       DoneFirstState(state);
       ContactorClose(DIG_CONT);
       cont_timer = GetTimer();
                                    /* The contactor closing delay
                                                                   */
       StartTimer(cont_timer, 500 mSEC, NULL);
   }
   if ( StopPressed() || IsolatePressed() )
   {
       NextState(state,StateOpenWait);
   }
   else if (IsTimerFinished(cont_timer))
   ſ
       if (ContClosed())
```

```
Ł
          ContactorOpen(DIG_AUX_CONT);
                                   /* Next state dopends on op. mode */
          if (op_mode.is_sync)
          £
              NextState(state,StateSync);
          ł
          elge
          -{
              NextState(state,StateStop);
              init_display(state);
          }
      3
      else
          fault |= CONTACT_FAULT;
          ContactorOpen(DIG_CONT|DIG_AUX_CONT);
          old_fault = fault;
          NextState(state,StateFault);
          display_fault(old_fault);
          StartTimer(fault_timer, 10000 mSEC, NULL); /* Delay before retry */
      }
   3
   if (IsLastState(state))
   ł
       FreeTimer(cont_timer);
   }
} /* End StateCloseWait */
/* NAME:
               StateOpenWait()
                                                                   */
   RETURNS:
               void
/+
   DESCRIPTION: State used to wait for contactor to open
                                                                   */
/*
               Once contactor is open, state becomes StateIsolated
                                                                   */
/*
   NOTES:
               XX/XX/2001 MN XXX
/* HISTORY:
/************
void StateOpenWait(void)
{
   static timerNumber cont_timer; /* Contactor opening delay */
   if (IsFirstState(state))
   ſ
       DoneFirstState(state);
       ContactorOpen(DIG_CONT(DIG_AUX_CONT);
       cont_timer = GetTimer(); /* The contactor opening delay */
       StartTimer(cont_timer, 500 mSEC, NULL);
   3
    if (IsTimerFinished(cont_timer))
   £
       if (!ContClosed())
       {
           NextState(state, StateIsolated);
       }
       elsa
       {
           fault |= CONTACT_FAULT;
```

```
359
```

```
old_fault = fault;
          NextState(state,StateFault);
          display_fault(old_fault);
          StartTimer(fault_timer, 10000 mSEC, NULL); /* Delay before retry */
       }
   }
   if (IsLastState(state))
   Ł
       FreeTimer(cont_timer);
   - }
} /* End StateOpenWait */
/* NAME:
               StateSync()
/*
   RETURNS:
               void
                                                                   */
/* DESCRIPTION: Waits until synchronisation is achieved
                                                                   */
/*
   NOTES:
/*
   HISTORY:
               10/09/2001 MN Adjusted to include "StateIsolated" state */
void StateSync(void)
£
   static timerNumber sync_timer;
                                            /* Time to achieve sync */
   if (IsFirstState(state))
   ſ
       DoneFirstState(state);
       sync_timer = GetTimer();
       StartTimer(sync_timer, 10000 mSEC, NULL); /* 10 sec to sync in
                                                                   */
   }
   if ( IsolatePressed() )
   £
       ContactorOpen(DIG_CONT(DIG_AUX_CONT);
       NextState(state,StateIsolated);
   7
   else 1f (StopPressed())
   ſ
       NextState(state,StateRestart);
       PWM_Stop();
       ContactorOpen(DIG_CONT|DIG_AUX_CONT);
   2
    else if (op_mode.in_sync)
    £
       fault &= ~(LOST_SUPPLY|LOST_SYNC);
                                             /* Clear these faults
                                                                   */
       NextState(state,StateStop);
       init_display(state);
       tested_faults |= (LOST_SUPPLY|LOST_SYNC);
    else if (IsTimerFinished(sync_timer))
                                             /* Failed to sync
                                                                   */
    Ł
       fault != LOST_SYNC;
       PWM_Stop();
       ContactorOpen(DIG_CONT(DIG_AUX_CONT);
       old_fault = fault;
       NextState(state,StateFault);
       display_fault(old_fault);
```

```
}
   if (IsLastState(state))
     FreeTimer(sync_timer);
   7
} /* End StateSync */
/* NAME:
            StateStop()
/* RETURNS:
            void
/* DESCRIPTION: State for when the inverter isn't running
/* NOTES:
/* HISTORY:
void StateStop(void)
£
   SetMag(0,0,0);
   SetMagDC(adc_Vdc+1);
   Vdc_sum = 0;
   if ( IsolatePressed() )
   •
     ContactorOpen(DIG_CONT!DIG_AUX_CONT);
     NextState(state,StateIsolated);
   ł
   else if (StartPressed())
   £
      NextState(state,StateRampUp);
     PWM_Start();
     SetLamp(LAMP_ON,SET);
   }
} /* End StateStop */
/* NAME:
            StateRampUp()
  RETURNS:
/*
            void
/* DESCRIPTION: State for ramping the magnitude up to the reference
/* NOTES:
/* HISTORY:
void StateRampUp(void)
£
   if ( IsolatePressed() )
   £
      ContactorOpen(DIG_CONT(DIG_AUX_CONT);
      NextState(state,StateIsolated);
   else if ( StopPressed() )
   Ł
      NextState(state,StateRampDown);
   }
   else if ( op_mode.is_sync && op_mode.is_PCR && (!op_mode.is_mag) )
      ramp_count++;
```

360

E.2. PWMBACK.C: C BACKGROUND CODE

10/09/2001 MN Isolated State accounted for

*/ */ */ */ 10/09/2001 MN Isolated State accounted for */

361

all the market with

```
362
```

E.2. PWMBACK.C; C BACKGROUND CODE

```
if ( ( GetNagDC() < mag_dc_bak ) && (ramp_count >= 5) )
       £
          ramp_count = 0;
          SetMagDC(GetMagDC()+1);
       }
       else
       £
          ramp_count = 0;
          SetMagDC(mag_dc_bak);
          NextState(state,StateRun);
       }
   }
   else if ( (GetMagD()>mag_bak-10)&&(GetMagD()<mag_bak+10) ) /* Ramping finished */
   Ł
       NextState(state,StateRun);
   }
   else
   £
       signed int mag_targ;
       mag_targ = GetMagD();
       if (mag_targ < mag_bak) mag_targ++; \
       else if (mag_targ > mag_bak) mag_targ--; \
       SetMag(mag_targ,0,0);
   }
} /* End StateRampUp */
/* NAME:
               StateRun()
                                                                 */
/* RETURNS:
               void
                                                                 */
/* DESCRIPTION: State for whilst the inverter is running
                                                                 */
/* NOTES:
                                                                 */
               10/09/2001 MN Isolated State accounted for
/* HISTORY:
                                                                 */
void StateRun(void)
Ł
   if ( IsolatePressed() )
   {
       ContactorOpen(DIG_CONT|DIG_AUX_CONT);
       NextState(state,StateIsolated);
   }
   else if (StopPressed())
   Ł
       NextState(state,StateRampDown);
   }
   else if ( !( op_mode.is_sync && op_mode.is_PCR && (!op_mode.is_mag) ) )
   £
       SetMag(mag_bak, 0, 0);
   }
   else
   £
       SetMagDC(mag_dc_bak);
       if(is_af_on)
       Ł
          SetMagAF(mag_af_bak);
```

```
}
      else
      {
         SetMagAF(0);
   }
} /* End StateRun */
/* NAME:
              StateRampDown()
/*
   RETURNS:
              void
   DESCRIPTION: State for ramping the magnitude down to zero before
/*
              turning inverter off
/*
/* NOTES:
/* HISTORY:
void StateRampDown(void)
£
   if ( IsolatePressed() )
   {
       ContactorOpen(DIG_CONT|DIG_AUX_CONT);
       NextState(state,StateIsolated);
   }
   else if (StartPressed())
   Ł
       NextState(state,StateRampUp);
   }
   else if ( op_mode.is_sync && op_mode.is_PCR && (!op_mode.is_mag) )
   £
       PWM_Stop();
       NextState(state,StateStop);
       SetLamp(LAMP_ON,CLEAR);
       Vdc\_sum = 0;
   }
    else if (GetMagD() == 0) /* Ramping finished */
    £
       PWM_Stop();
       NextState(state,StateStop);
       SetLamp(LAMP_ON,CLEAR);
   }
   else
    Ł
       signed int mag_targ;
       mag_targ = GetMagD();
       if (mag_targ < 0) mag_targ++; \
       else if (mag_targ > 0) mag_targ--; \
       SetMag(mag_targ,0,0);
   }
} /* End StateRampDown */
 /********************
 /* NAME:
              StateFault()
```

/* RETURNS: void

*/ */ */ */ 10/09/2001 MN Isolated State accounted for */

363

*/

364

E.2. PWMBACK.C: C BACKGROUND CODE

£

```
/* DESCRIPTION: State for handling faults
                                                                */
/* NOTES:
                                                                */
/* HISTORY:
              10/09/2001 MN Isolated State accounted for
                                                                */
void StateFault(void)
£
   static unsigned int fault_state = 0;
   if (IsFirstState(state))
   {
       DoneFirstState(state);
       PWM_Stop();
      ContactorOpen(DIG_CONT(DIG_AUX_CONT);
       SetLamp(LAMP_ON|LAMP_READY,CLEAR);
       SetLamp(LAMP_FAULT,SET);
   }
   tested_faults &= ~LOW_DC_VOLTS; /* Open contactor, so low Vdc is likely */
   if ((check_faults(tested_faults) == NO_FAULT)&&(fault_state == 0))
   {
       puts("\nFaults cleared - press stop to continue\n");
       fault_state = 1;
   }
   if ((StopPressed())&&(fault_state == 1))
   £
       StartTimer(fault_timer, 1000 mSEC, NULL); /* Delay */
       fault_state = 2;
       puts("\nRestarting...\n");
   }
   if ((fault_state == 2)&&(IsTimerFinished(fault_timer)))
   Ŧ
       NextState(state,StateIsolated);
       fault_state = 0;
       SetLamp(LAMP_FAULT,CLEAR);
   7
   if ( IsolatePressed() )
   £
       ContactorOpen(DIG_CONT(DIG_AUX_CONT);
       NextState(state,StateIsolated);
       tested_faults = ALL_FAULTS&~(LOW_DC_VOLTS|LOST_SUPPLY|LOST_SYNC);
} /* End State Fault */
/* NAME:
              keyboard()
/* RETURNS:
              integer - returns 1 if quit is chosen, 0 otherwise
                                                                */
/* DESCRIPTION: Handles serial port input
                                                                */
/* NOTES:
                                                                */
/* HISTORY:
              03/10/2001 MN Active filter enable/disable added
                                                                */
              10/12/2001 MN Soft start bypass added
/*
                                                                */
int keyboard(void)
£
```

```
char c,i,j;
int ret_val = 0;
```

if (kbhit()) c = getc(); switch(c) £ /* Quit */ case 'q': PWM_Stop(); ContactorOpen(DIG_CONT(DIG_AUX_CONT); DisableInts(); rot_val = 1; puts("\n\n\tQuitting\n\n"); break; case 'h': /* Help */ puts("\tq\tquit\n"); puts("\tt\ttiming analysis\n"); puts("\tf\tdisplay fault status\n"); puts("\ts\tdisplay the scaling factors\n"); puts("\t1\tincrease phase offset\n"); puts("\t2\tdecrease phase offset\n"); puts("\tc\treset grab system\n"); puts("\td\tdisplay grabbed results\n"); puts("\tg\tstart grab\n"); puts("\t:\tBypass soft start\n"); break; case 'a': if (!is_af_on) { is_af_on = TRUE; puts("\nActive Filter Enabled\n"); } else { is_af_on = FALSE: puts("\nActive Filter Disabled\n"); } break; case 'n': Ctrl_Type = (Ctrl_Type>=2)?0:Ctrl_Type+1; if (Ctrl_Type == NOTCH) { puts("\nNotch Filter\n"); } else if (Ctrl_Type == STATRF) £ puts("\nStatRF Filter\n"); } else if (Ctrl_Type == SRF) £ puts("\nSRF Filter\n"); } else £ puts("\nNo Filter\n"); 3 break; case 't': puts("\n\nStarting timing analysis\n\n"); while(1) £

```
/* Interrupt timing analysis */
```

365

E.2. PWMBACK.C: C BACKGROUND CODE

```
Timing_R2_off();
       Timing_R2_on();
   }
   break;
                /* Scaling Factor Constants Display */
case 's':
    puts("\nScaling factors\n\ts1 = ");
    putu(si);
    puts("\n\ts2 = ");
   putu(s2);
   puts("\n\ts3 = ");
   putu(s3);
    puts("\n\ts4 = ");
    putu(s4);
   puts("\n\ts5 = ");
   putu(s5);
   puts("\n\ts6 = ");
   putu(s6);
    puts("\n\tv_scale_int = ");
   putu(v_scale_int);
    puts("\n\ti_scale_int = ");
   putu(i_scale_int);
    puts("\n\ti_max_orr = ");
   putu(i_max_err);
   puts("\n\tv_max_err = ");
   putu(v_max_err);
    puts("\n\n");
    break;
case 'f':
                /* Display current faults */
    if (fault==NO_FAULT)
   {
        puts("\nNo faults\nGate state:");
        /*putxx(get_fault());*/
        puts("\n");
   }
   else
   Ł
        display_fault(fault);
   }
    break:
case '1':
   /*IncrPhase(16);*/
   Kp_dc++;
   puts("\nKp_dc = "); putd(Kp_dc); puts("\n");
    break;
case '2':
    /*IncrPhase(-16);*/
    Kp_dc--;
   puts("\nKp_dc = "); putd(Kp_dc); puts("\n");
    break:
case '!':
    /*IncrPhase(256);*/
   Ki_dc++;
    puts("\nKi_dc = "); putd(Ki_dc); puts("\n");
    break:
case 'Q':
    /*IncrPhase(-256);*/
```

```
Ki_dc--;
               puts("\nKi_dc = "); putd(Ki_dc); puts("\n");
                break;
            case 'c': /* Clear grab code */
               g_idx = 0;
               g_con = GRAB_READY;
                puts("Grab cleared\n");
                break;
            case 'g': /* Start grab now */
                puts("Grab started\n");
                g_idx = 0;
                g_con = GRAB_CO;
                break:
            case 'd': /* Display grabbed data */
                puts("\n");
                for (i=0; i<G_COUNT; i++)</pre>
                {
                    putd(1);
                    for (j=0; j<G_SIZE; j++)
                    ſ
                        putc('\t');
                        putd(g[i][j]);
                    }
                    putc('\n');
                }
                break;
            case ':': /* Bypass contactor soft start */
                if (state.f == &StateCharge)
                {
                    NextState(state,StateCloseWait);
                }
                break;
            case 'b': /* Create a current reference step */
                ref_double = TRUE;
                step_flag = 1;
                break;
            case 'v': /* Create a current reference step */
                ref_double = FALSE;
                step_flag = 1;
                break;
        }
    }
    return ret_val;
} /* End keyboard */
```

/**	******	********	*
/*	NAME:	<pre>init_display()</pre>	
/*	RETURNS:	void	
/*	DESCRIPTION:	Sets up heading for	v
/*		variable display cou	n
/*	NOTES:	• -	
/*	HISTORY:	XX/XX/2001 MN XXX	
/**	*****	*******	*
•		y(StateType state)	

367

variable display and resets rotating */ */ ater. */ */ ****** 368

APPENDIX E. SHUNT DSP SOFTWARE

£ if (state.f == &Statelnit) puts("Init "): else if (state.f == &StateIsolated) puts("\n\nState ZX State freq Vdc\n"); AF Ref else if (state.f == &StateCharge) puts("\n\nState ZX State freq AF Ia Max Vdc\n"); 6186 puts("\n\nState ZX State Vdc\n"): frea AF Ref } /* End init_display */ display_fault() /* NAME: /* RETURNS: void /* DESCRIPTION: Displays the type of current fault to the serial port /* NOTES: */ /* HISTORY: XX/XX/2001 MN XXX /**************** void display_fault(unsigned int fault) Ł if (fault!=NO_FAULT) { puts("\nFault detected :\n"); if (fault&PDP_FAULT) { puts("\tPDPINT Fault: "); $puts("\n");$ if (fault&LC_VDC1) puts("\tDC over voltage fault\n"); if (fault&LC_I_MOD) puts("\tOver current fault \n"); puts("\tLoss of sync fault if (fault&LOST_SYNC **n**"); if (fault&LOST_SUPPLY puts("\tLoss of supply \n"); if (fault&LOW_DC_VOLTS puts("\tLow DC volts \n"); puts("\tHigh DC volts if (fault&HIGH_DC_VOLTS \n"): if (fault&MISC_FAULT puts("\tMisc fault **n**"): puts("\tScale error if (fault&SCALE_ERROR n": - }if (fault&DC_CHARGE_FAULT) puts("\tDC bus charge fault \n"); if (fault&CONTACT_FAULT) puts("\tContactor fault **n**"): } /* End display_fault */ /* NAME: display_state() /* RETURNS: void /* DESCRIPTION: Function used to display the text for the current state. */ /* NOTES: /* HISTORY: XX/XX/2001 MN XXX void display_state(StateType state) £ if (state.f == &StateInit) puts("Init "); elso if (state.f == &StateIsolated) puts("Isolated"): else if (state.f == &StateRestart) puts("Restart *);

E.2. PWMBACK.C: C BACKGROUND CODE

```
puts("CloseCh ");
   else if (state.f == &StateCharge)
   elso if (state.f == &StateCloseWait) puts("CloseWt ");
   olne if (state.f '** &StateOpenWait) puts("OpenWait");
                                 puts("Sync ");
   else if (state.f == &StateSync)
   else if (state.f == &StateStop)
                                 puts("Stop
                                             "):
                                 nuts("RampUp ");
   else if (state.f == &StateRampUp)
                                  puts("Run
   else if (state.f == &StateRun)
                                             "):
   else if (state.f ** &StateRampDown)
                                 puts("RampDown");
   else if (state.f == &StateFault)
                                  {puts("Fault:"); putu(fault);}
   else
   £
      putxx((unsigned int)state.f);
      putc('?');
   }
} /* End Display_state */
/* NAME:
              display_ZXstate()
/* RETURNS:
              void
/* DESCRIPTION: Function to display text for current zero crossing state
/* NOTES:
/* HISTORY:
              XX/XX/2001 MN XXX
void display_ZXstate(unsigned int zx_state)
Ł
          (zx_state == ZX_LOST ) puts("ZX Lost ");
   if
   else if (zx_state == ZX_EST ) puts("ZX Est. ");
   else if (zx_state == ZX_SYNC ) puts("ZX Sync.");
   else if (zx_state == ZX_PHASE) puts("ZX Phase");
   else if (zx_state == ZX_FREQ ) puts("ZX Freq ");
   else if (zx_state == ZX_LOCK ) puts("ZX Loch ");
   else if (zx_state == ZX_MISC ) puts("ZX Misc ");
   else
      putxx(zx_state);
       putc('?');
} /* End display_ZXstate */
display_CTRLstate()
/* NAME:
/* RETURNS:
              void
/* DESCRIPTION: Function to display text for current zero crossing state */
/* NOTES:
              XX/XX/2001 MN XXX
/* HISTORY:
void display_CTRLstate(unsigned int ctrl_type)
£
    if
          (ctrl_type == NOTCH ) puts("Notch
                                         "):
   else if (ctrl_type == STATRF ) puts("StatRF ");
    else if (ctrl_type == SRF ) puts("SRF
                                         ; (י
    alse if (ctrl_type == NO_CTRL) puts("None
                                         *);
    else
   £
```

369

E.2. PWMBACK.C: C BACKGROUND CODE

```
putu(ctrl_type);
     putc('?');
   }
} /* End display_CTRLstate */
/* NAME:
            get_variables()
/* RETURNS:
            void
/* DESCRIPTION: Asks operator for various parameters before starting up
/* NOTES:
/* HISTORY:
            XX/XX/2001 MN XXX
void get_variables(void)
   char str[10];
   char is_PCR, is_sync, is_mag;
   sw_freq = 5000;
                       /* Switching frequency is currently fixed */
   puts("\nEnter parameters\n");
   dead_band_comp = MAX_DEADBAND + 1;
```

while (dead_band_comp>MAX_DEADBAND) { puts("Enter deadband compensation in nanoseconds :"); safe_gets(str,10); dead_band_comp = atoi(str); } is_PCR = 7; while ((is_PCR!=TRUE)&&(is_PCR!=FALSE)) { puts("Run as PCR (p) or VSI (v)?n"); switch(getc())

```
•
       case 'p' : is_PCR = TRUE; puts("Running as PCR\n"); break;
       case 'v' : is_PCR = FALSE; puts("Running as VSI\n"); break;
   }
}
is_sync = 7;
while ((is_sync!=TRUE)&&(is_sync!=FALSE))
{
   puts("Synchronize to external voltage signal? (y/n)\n");
   switch(getc())
   ſ
       case 'y' : is_sync = TRUE; puts("Synchronizing\n"); break;
       case 'n' : is_sync = FALSE; puts("Running free\n"); break;
   }
}
is_mag = 7;
if (is_PCR&&is_sync)
{
```

```
while ((is_mag!=TRUE) && (is_mag!=FALSE))
{
    puts("Current control (c) or Vdc control (v)?\n");
    switch(getc())
```

```
•
           }
       }
   }
    else if (is_PCR)
       is_mag = TRUE;
       puts("Using current control\n");
   }
    else if (is_sync)
       while ((is_mag!=TRUE)&&(is_mag!=FALSE))
       ſ
            switch(getc())
            {
       }
    }
    else
    £
        is_mag = TRUE;
       puts("Using voltage control\n");
    }
    op_mode.is_mag = is_mag;
    op_mode.is_sync = is_sync;
    op_mode.is_PCR = is_PCR;
} /* End get_variables */
                 set_variables()
/* NAME:
/* RETURNS:
                 void
/* DESCRIPTION: Sets the relevant parameters using default values
/* NOTES:
/* HISTORY:
                 XX/XX/2001 MN XXX
void set_variables(void)
•
    puts("\LAutostarting with default values\n");
    sw_freq = 5000;
    dead_band_comp = DEADBAND;
    switch (get_dips()&(DIP_PCR|DIP_SYNC|DIP_MAG))
    {
        case 0:
        case 1:
        case 2:
            op_mode.is_mag = 0;
            op_mode.is_sync = 1;
            op_mode.is_PCR = 0;
```

```
370
```

£

371

÷.

「東京の一つ

case 'c' ; is_mag = TRUE; puts("Using current control\n"); break; case 'v' : is_mag = FALSE; puts("Using Vdc control\n"); break; puts("Voltage magnitude control (v) or match external signal (m)?\n"); case 'v' : is_mag = TRUE; puts("Using voltage control\n"); break; case 'm' : is_mag = FALSE; puts("Matching signal\n"); break; */ */ */ */ /* DIP(0)=OFF DIP(1)=OFF DIP(2)=OFF */ /* DIP(0)=ON DIP(1)=OFF DIP(2)=OFF */ /* DIP(0)=OFF DIP(1)=ON DIP(2)=OFF */

puts("Running as VSI matching external voltage signal\n");

op_mode.is_mag = 1; puts("Not implemented at present. Control your own mag\n"); break; /* DIP(0)=ON DIP(1)=ON DIP(2)=OFF */ case 3: op_mode.is_mag = 0; $op_mode.is_sync = 1;$ op_mode.is_PCR = 1; puts("Running as PCN rectifier with Vdc control\n"); break; /* DIP(0)=OFF DIP(1)=OFF DIP(2)=ON */ case 4: op_mode.is_mag = 1; $op_mode.is_sync = 0;$ $op_mode_is_PCR = 0;$ puts("Running as VSI with magnitude and frequency control\n"); break; /* DIP(0)=ON DIP(1)=OFF DIP(2)=ON */ case 5: op_mode.is_mag = 1; op_mode.is_sync = 0; op_mode.is_PCR = 1; puts("Running as PCR with magnitude and frequency control\n"); break: /* DIP(0)=OFF DIP(1)=ON DIP(2)=ON */ case 6: op_mode.is_mag = 1; op_mode.is_sync = 1; op_mode.is_PCR = 0;puts("Running as VSI synced to external voltage\n"); break: /* DIP(0)=ON DIP(1)=ON DIP(2)=ON */ case 7: op_mode.is_mag = 1; op_mode.is_sync = 1; op_mode.is_PCR = 1; puts("Running as PCR rectifier with current magnitude control\n"); break; 7

} /* End set_variables */

E.3. FILTERS.ASM: ASSEMBLER DIGITAL FILTER CODE

E.3	filte	rs.asr	n: A	sseml	oler i
:*****	*****	******	****	*****	******
; App	licati	on:	Assem	oly IIR	filter
				n Üniver	
; Autl			M.New		
; Fil				(8.8sm	
	tory:			• - ·	
:		B/2001 M	(N - I)	nitial C	reatio
;				IR_1stx2	
;				IR_2nd a	
;				nd order	
3				tatRF Cr	
;				IR_1stx2	
*	10/1	.,			
	*****	*******	****	******	*****
;					
:			•	d int* a	-
;****	*****	******	*****	*******	*****
	cal ca	lling pu	ocess	r =]	IR_Xx:
; SA		* , AR1		- arp al	
; BL		_arg2+0,		p	
•		-		- argume	nts p
		_IIR	,	er Banie	ноа р
+		2			
•		_I		- result	
; SA	GL	_r	<	- resuit	retu
* *	و الديار و و مار		بله باد بد با	******	. بلد بار باد باد باد ا
*****	*****	***	*****	*******	· · · · · · · · ·
.t	ext				For 1
					defi
B_16t					
	bro	-32747,	32		; B_1s [.]
A_1st	VIG	021313	04		
-	ord	32727			A_1s
• W	or a	96161		:	, 4-19 ,
				:	
B 0-4					
B_2nd		10000	617	10534	i 0.1-
		10303,	517.	16534	; D_181
A_2nd		40504	400	~	
. W	ord	-16534	, -183	2	A_2n
					•
n • •					
B_2nd_				10015	
	ord	16374,	1186,	16915	; 8_18
A_2nd_				_	i
	ord	-16560	, -183	3	; A_2n
B_2nd_					;
. 1	ord	16374,	1163,	16152	; B_1s
A_2nd_	-				;
. W	ord	-16560	, -183	3	; A_2n
B_2nd_	12				;
. 1	ord	0, 24,	764		; B_is

372

Digital Filter Code

****** functions for use with C code

on R_2ndx2 added a now working OK, other parts deleted. oupled delta filter added A. ***** $arg1 \longrightarrow [y x x^2 x^1 x^0 *]$ ****** x(arg1,..,argx); equals 1 entering into a function ushed on stack in reverse order rned in low acc. ******* macd one coefficient table must be ned in program space (ie. Tables A & B) t = [b1 b0] HP Z: 10kHz/xHz/2⁻¹⁵ t = [-a1] HP Z: $OkHz/xHz/2^{-15}$

t=[b0 b1 b2] NB D: 10kHz/50Hz/2Hz/2^14/5 d=[-a2 -a1] NB D: 10kHz/50Hz/2Hz/2^14/5

t=[b0 b1 b2] StatRF D: 10kHz/50Hz/2Hz/2^{14/5} d=[-a2 -a1] StatRF D: 10kHz/50Hz/2Hz/2^14/5 st=[b0 b1 b2] StatRF D: 10kHz/50Hz/2Hz/2^14/5 d=[-a2 -a1] StatRF D: 10kHz/50Hz/2Hz/2~14/5 ; B_1st=[b0 b1 b2] StatRF D: 10kHz/50Hz/2Hz/2^14/5 のであるので

「「「「「「「」」」

374

APPENDIX E. SHUN1 DSP SOFTWARE

E.3. FILTERS.ASM: ASSEMBLER DIGITAL FILTER CODE

		6
_2nd_12	;	
.word -16560, -1833	; A_2nd=[-a2 -a1] StatRF D: 10kHz/50Hz/2Hz/2^14/5	
.glob1 _IIR_1stx2	, ; Double first order shift based IIR filter	ġ.
.globl _Delta_2nd	; Single second order Delta Filter	
.globl _Delta_2nd_11	; Single second order Delta Filter for term 11	
.globl _Delta_2nd_22	; Single second order Delta Filter for term 22	
.globl _Delta_2nd_12	; Single second order Delta Filter for term 12	
.globl _Delta_2nd_x4	; 4 unit cross coupled Delta Filters	
	1	
*******	*****	
_IIR_1stx2:	; ; Note: arp = 1 from calling process	
13682.	; wore, arp - I from calling process	
	, ***** Setup Input Args and Other Params. ****	
SAR AR1, *-	;*ar1 = ar1, ar1 :Put ar1 onto stack	
LAR AR2, *+, AR2	; ar2 = *ar1, ar1++ :Load arg1 value into ar2	
ADRK #6	; Point arg2 to the end of the table -1	20 14
SPM 3	; Set PREG Shift mode to right shift by 6	
	;	
	;**** Perform Filters ****	
	; 1st order Filter number - 1 -	
LACL #0	; Set 32bit Accumulator to 0	
MPY #O	; Multiply TREG by O to clear PREG	
RPT #3-1	; Repeat the Multiply & Data Move X times	
MACD B_1st+0, *-	; Positive pma inc. & negative dma increment	
APAC	; Add result to Accumulator	
MAR *+	; Point ar2 to the dma address of yd0	
SACH *-, 7	; Put final result back into integer array	
	; ; 1st order Filter number - 2 -	
MAR *-	; Point ar2 to the dma address of yq0	
LACL #O	; Set 32bit Accumulator to 0	
MPY #O	; Multiply TREG by 0 to clear PREG	
RPT #3-1	; Repeat the Multiply & Data Move X times	
MACD B_1st+0, *-	; Positive pma inc. & negative dma increment	
APAC	; Add result to Accumulator	
MAR ++	; Point ar2 to the dma address of yq0	
SACH *, 7, AR1	; Put final result back into integer array	
	; ;**** Restore Setup then Ret. from Funct.****	
SPM O	; Reset PREG Shift mode to no shift	
RET	; Return from function back to C code	
	; ;	
,*************************************	************************************	
Delta_2nd:	; ; Note: arp = 1 from calling process	* 43 * 1.
	;	
	;**** Setup Input Arguments ****	
SAR AR1, *-	;*ar1 = ar1, ar1 :Put ar1 onto stack	
LAR AR2, *+, AR2	; ar2 = *ar1, ar1++ :Load arg1 value into ar2 ,	
ADRK #1	; Point arg2 to the second element	
	;**** Perform Multiplications ****	

	SPM		Set P
			I.oad
	MPY	#0	Multi
	RPT	#2-1	; Repea
	MAC	A_2nd+0, *+	; Posit
	APAC	1	; Add f
	ROL	:	, Vse t
	SACH	*, 7	; Store
	LACL	#O	; Set 3
	MPY	#O	; Multi
	RPT	#3-1	; Repea
	MAC	B_2nd+0, *~	; Posit
	APAC		; vga i
	MAR		; Point
	ROL		; Vse t
	SACH	•	; Store
	SPM		; Reset
	RET		; Retui
			;
;**	*****	***********	
De	lta_2n		; ; Note:
_ne	169-50	—	-
			; ;****
	CAD		;*ar1 •
		-	; ar2 =
	ADRK		; Point
	ADIW		; ••••
			, *****
		3	0
-	SPM	3	; Set i
			; Set 1 ; Load
•	LACC	*+, 8	
	LACC	*+, 8 : *+, 9	; Load
	LACC LACC MPY	*+,8 * *+,9 #0	; Load ; Load
	LACC LACC MPY RPT	*+, 8 *+, 9 #0 #2~1	; Load ; Load ; Mult:
	LACC LACC MPY RPT	*+, 8 *+, 9 #0 #2~1	; Load ; Load ; Mult: ; Repe
	LACC LACC MPY RPT MAC	*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+	; Load ; Load ; Mult: ; Repe: ; Posit
	LACC LACC MPY RPT MAC APAC ROL	*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+	; Load ; Load ; Mult; ; Repeat ; Posit ; Add
	LACC LACC MPY RPT MAC APAC ROL	*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7	; Load ; Load ; Mult; ; Repeating ; Posit ; Add ; Use
	LACC LACC MPY RPT MAC APAC ROL SACH	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0</pre>	; Load ; Load ; Mult ; Repeat ; Posit ; Add ; Use ; Stor
	LACC LACC MPY RPT MAC APAC ROL SACH LACL MPY	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0</pre>	; Load ; Load ; Mult; ; Repeat ; Posit ; Add ; Use ; Stor ; Set
	LACC LACC MPY RPT MAC APAC ROL SACH LACL MPY	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1</pre>	; Load ; Load ; Mult; ; Repeat ; Posit ; Add ; Use ; Stor ; Set ; Set
	LACC LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1</pre>	; Load ; Load ; Mult; ; Repe: ; Posit ; Add ; Use ; Stor ; Set ; Set ; Mult; ; Repe
	LACC LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1</pre>	; Load ; Load ; Mult; ; Repe ; Posi ; Add ; Use ; Stor ; Set ; Set ; Repe ; Posi
	LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *-</pre>	; Load ; Load ; Mult; ; Repe ; Posit ; Add ; Use ; Stor ; Set ; Set ; Repe ; Posit ; Add
	LACC LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC MAR ROL	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *-</pre>	; Load ; Load ; Mult; ; Repe ; Posi ; Add ; Use ; Stor ; Set ; Set ; Nult; ; Repe ; Posi ; Add ; Posi
	LACC LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC MAR ROL	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *- *-</pre>	; Load ; Load ; Mult ; Repe ; Posi ; Add ; Use ; Stor ; Set ; Set ; Set ; Repe ; Posi ; Add ; Poin ; Use
	LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC MAR ROL SACH	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *- *- *, 7, AR1</pre>	; Load ; Load ; Mult; ; Repe; ; Posi ; Add ; Use ; Stor ; Set ; Mult; ; Repe; ; Posi ; Add ; Poin ; Use ; Stor
;	LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC MAR ROL SACH SPM RET	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *- *- *, 7, AR1 0</pre>	; Load ; Load ; Mult: ; Repear ; Posit ; Add ; Use ; Stor ; Set ; Mult; ; Repear ; Posit ; Add ; Poin ; Use ; Stor ; Rese ; Retu ; Retu
;	LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC MAR ROL SACH SPM RET	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *- *- *, 7, AR1</pre>	; Load ; Load ; Mult: ; Repe ; Posi ; Add ; Use ; Stor ; Set ; Mult ; Repe ; Posi ; Add ; Poin ; Use ; Stor ; Rese ; Rese ; Retu ;
;	LACC LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC MAR ROL SACH SPM RET	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *- *- *, 7, AR1 0</pre>	; Load ; Load ; Mult: ; Repe: ; Posi: ; Add ; Use ; Stor ; Set ; Mult: ; Repe: ; Posi: ; Add ; Poin ; Use ; Stor ; Rese: ; Rese: ; Retu ;
;	LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC MAR ROL SACH SPM RET	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *- *- *, 7, AR1 0</pre>	; Load ; Load ; Mult: ; Repe ; Posi ; Add ; Use ; Stor ; Set ; Mult: ; Repe ; Add ; Poin ; Use ; Stor ; Stor ; Rese ; Retu ; Retu ; Note
;	LACC LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC MAR ROL SACH SPM RET	<pre>*+, 8 *+, 9 #0 #2~1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *- *- *, 7, AR1 0</pre>	; Load ; Load ; Mult: ; Repe: ; Posi ; Add ; Use ; Stor ; Set ; Mult: ; Repe: ; Add ; Poin ; Use ; Stor ; Use ; Stor ; Rese ; Retu ; Note ; Note
;	LACC LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC MAR ROL SACH SPM RET	<pre>*+, 8 *+, 9 #0 #2-1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *- *- *, 7, AR1 0 ***********************************</pre>	<pre>; Load ; Load ; Mult: ; Repe: ; Posi ; Add ; Use ; Stor ; Set ; Mult: ; Repe: ; Posi ; Add ; Poin ; Use ; Stor ; Rese; ; Retu ; Note ; ; Note</pre>
;	LACC LACC MPY RPT MAC APAC ROL SACH LACL MPY RPT MAC APAC MAR ROL SACH SPM RET	<pre>*+, 8 *+, 9 #0 #2-1 A_2nd_11+0, *+ *, 7 #0 #0 #3-1 B_2nd_11+0, *- *- *, 7, AR1 0 ***********************************</pre>	; Load ; Load ; Mult: ; Repe: ; Posi ; Add ; Use ; Stor ; Set ; Mult: ; Repe: ; Add ; Poin ; Use ; Stor ; Use ; Stor ; Rese ; Retu ; Note ; Note

PREG Shift mode to right shift by 6 'x' into 32bit Accum. with shift 8 left - 14bit iply TREG by O to clear PREG at the Multiply & Data Move X times tive pma inc. & positive dma increment final result to Accumulator this for 14bit scaling e result x0 for use in delta shifts 32bit Accumulator to 0 tiply TREG by 0 to clear PREG eat the Multiply & Data Move X times tive pma inc. & negative dma increment final result to Accumulator it or2 to the data address of y this for 14bit scaling e result back into arg1[0] et PREG Shift mode to no shift Irn from function back to C code

: arp = 1 from calling process

Setup Input Arguments **** = ar1, ar1-- :Put ar1 onto stack = *ar1, ar1++ :Load arg1 value into ar2 at arg2 to the second element

Perform Multiplications **** PREG Shift mode to right shift by 6 'x' into 32bit Accum. with shift 8 left - 14bit 'x' into 32bit Accum. with shift 9 left - 15bit iply TREG by 0 to clear PREG at the Multiply & Data Move X times tive pma inc. & positive dma increment final result to Accumulator this for 14bit scaling e result x0 for use in delta shifts 32bit Accumulator to 0 iply TREG by 0 to clear PREG eat the Multiply & Data Move X times tive pma inc. & negative dma increment final result to Accumulator at ar2 to the dma address of y this for 14bit scaling re result back into arg1[0] et PREG Shift mode to no shift urn from function back to C code

e: arp = 1 from calling process

Setup Input Arguments **** = ar1, ar1-- :Put ar1 onto stack = *ar1, ar1++ :Load arg1 value into ar2 375

E.3. FILTERS.ASM: ASSEMBLER DIGITAL FILTER CODE

	ADRK	#1	; Point arg2 to the second element
			i
	SPM		;**** Perform Multiplications **** ; Set PREG Shift mode to right shift by 6
			; Load 'x' into 32bit Accum. with shift 8 left - 14bit
;		•	; Load 'x' into 32bit Accum. with shift 9 left - 15bit
,	MPY		; Multiply TREG by O to clear PREG
			; Repeat the Multiply & Data Move X times
			; Positive pma inc. & positive dma increment
	APAC		; Add final result to Accumulator
	ROL		; Use this for 14bit scaling
	SACH		; Store result x0 for use in delta shifts
	LACL	-	; Set 32bit Accumulator to 0
	MPY	#0	; Multiply TREG by O to clear PREG
	RPT		; Repeat the Multiply & Data Move X times
	MAC		; Positive pma inc. & negative dma increment
	APAC		; Add final result to Accumulator
	MAR	*-	; Point ar2 to the dma address of y
	ROL		; Use this for 14bit scaling
	SACH	*, 7, AS1	; Store result back into arg1[0]
	SPM	0	; Reset PREG Shift mode to no shift
	RET		; Return from function back to C code
			;
;**	*****	******	*********************
	_		
_De	lta_2n	d_12:	; Note: arp = 1 from calling process
			; ;
			;**** Setup Input Arguments ****
			;*ar1 = ar1, ar1 :Put ar1 onto stack
			; ar2 = *ar1, ar1++ :Load arg1 value into ar2
	ADRK	#1	; Point arg2 to the second element
			; ;**** Perform Multiplications ****
	SPM		;**** Perform Multiplications **** ; Set PREG Shift mode to right shift by 6
	LACC	*+, 8	; Load 'x' into 32bit Accum. with shift 8 left - 14bit
;		*+, 9	; Load 'x' into 32bit Accum. with shift 9 left - 15bit
,	MPY	-	; Multiply TREG by 0 to clear PREG
	RPT		; Repeat the Multiply & Data Move X times
	MAC		; Positive pma inc. & positive dma increment
	APAC		; Add final result to Accumulator
	ROL		; Use this for 14bit scaling
	SACH	*. 7	; Store result x0 for use in delta shifts
		•	; Set 32bit Accumulator to 0
	MPY		; Multiply TREG by O to clear PREG
			; Repeat the Multiply & Data Move X times
	MAC		; Positive pma inc. & negative dma increment
	APAC	•	; Add final result to Accumulator
	MAR	*-	; Point ar2 to the dma address of y
	ROL		; Use this for 14bit scaling
	SACH	*, 7, AR1	; Store result back into arg1[0]
	SPM	0	; Reset PREG Shift mode to no shift
	RET		; Return from function back to C code
			;
;**	*****	*******	*************
_	_		}
_De	lta_2n	a_x4:	; Note: arp = 1 from calling process

			;
	SAR	AD1 +-	;****
	LAR	AR1, *-	;*ar1 =
	ADRK	AR2, *+, AR2	; ar2 =
	ADAK	#1	; Point ;
			, *****
	SPM	3	; Set F
			; Filte
	LACC	*+, 8	; Load
:	LACC	*+, 9	; Load
	MPY	#0	; Multi
	RPT	#2-1	; Repea
	MAC	A_2nd_11+0, *+	; Posit
	APAC		; Add f
	ROL		; Use t
	SACH	*, 7	; Store
	LACL	#0	; Set 3
	MPY	#0	; Multi
	RPT	#3-1	; Repea
	MAC	B_2nd_11+0, *-	; Posit
	APAC		; Add i
	MAR	*-	; Point
	ROL		; Use t
	SACH	•	; Store
	ADRK	#7	; Move
			; Filte
	LACC	*+, 8	; Load
;	LACC	*+, 9	; Load
	MPY	#0	; Multi
	RPT	#2-1	; Repea
	MAC	A_2nd_12+0, *+	; Posit
	APAC		; Add i
	rol		; Use t
	SACH	*, 7	; Store
	LACL		; Set 3
	MPY		; Multi
	RPT		; Repea
		B_2nd_12+0, *-	; Posit
	APAC		; Add :
	MAR	*-	; Point
	ROL	_	; Use t
	SACH	*, 7	; Store
	ADRK	#7	; Move
			; Filte
		*+, 8	; Load
i		*+, 9	; Load
	MPY		; Mult:
	RPT		; Repe
	MAC	A_2nd_12+0, *+	; Posi
	APAC		; Add :
	ROL		; Use t
	SACH		; Store
	LACL		; Set :
	MPY	#0	; Mult
	RPT	#3-1	; Repe

376

Setup Input Arguments **** = ar1, ar1-- :Put ar1 onto stack = *ari, ari++ :Load arg1 value into ar2 it arg2 to the second element Perform Multiplications **** PREG Shift mode to right shift by 6 er -- 1 --'x' into 32bit Accum, with shift 8 left - 14bit 'x' into 32bit Accum. with shift 9 left - 15bit iply TREG by O to clear PREG at the Multiply & Data Move X times tive pma inc. & positive dma increment final result to Accumulator this for 14bit scaling re result x0 for use in delta shifts 32bit Accumulator to 0 tiply TREG by 0 to clear PREG eat the Multiply & Data Move X times tive pma inc. & negative dma increment final result to Accumulator at ar2 to the dma address of y this for 14bit scaling e result back into arg1[0] arg2 to point to 2nd element in next filter er -- 2 --'x' into 32bit Accum, with shift 8 left - 14bit 'x' into 32bit Accum. with shift 9 left - 15bit iply TREG by 0 to clear PREG eat the Multiply & Data Move X times tive pma inc. & positive dma increment final result to Accumulator this for i4bit scaling re result x0 for use in delta shifts 32bit Accumulator to 0 tiply TREG by 0 to clear PREG eat the Multiply & Data Move X times tive pma inc. & negative dma increment final result to Accumulator nt ar2 to the dma address of y this for 14bit scaling e result back into arg1[0] arg2 to point to 2nd element in next filter er -- 3 --'x' into 32bit Accum. with shift 8 left - 14bit 'x' into 32bit Accum. with shift 9 left - 15bit tiply TREG by 0 to clear PREG eat the Multiply & Data Move X times tive pma inc. & positive dma increment final result to Accumulator this for 14bit scaling e result x0 for use in delta shifts 32bit Accumulator to 0 iply TREG by 0 to clear PREG at the Multiply & Data Move X times

377

 $(\hat{\chi})$

ŧ!

「「「「

MAC	B_2nd_12+0,	*-	; Positive pma inc. & negative dma increment
APAC			; Add final result to Accumulator
MAR	*-		; Point ar2 to the dma address of y
ROL			; Use this for 14bit scaling
SACH	*,7		; Store result back into arg1[0]
ADRK	#7		; Move arg2 to point to 2nd element in next filter
			; Filter 4
LACC	*+, 8		; Load 'x' into 32bit Accum. with shift 8 left - 14bit
LACC	*+, 9		; Load 'x' into 32bit Accum. with shift 9 left - 15bit
MPY	#0		Multiply TREG by O to clear PREG
RPT	#2-1		; Repeat the Multiply & Data Move X times
MAC	A_2nd_22+0,	*+	; Positive pma inc. & positive dma increment
APAC			Add final result to Accumulator
ROL			Use this for 14bit scaling
SACH	*, 7		Store result x0 for use in delta shifts
LACL	#0		; Set 32bit Accumulator to 0
MP"	#0		Multiply TREG by O to clear PREG
RPT	#3-1		Repeat the Multiply & Data Move X times
NAC	B_2nd_22+0,		; Positive pma inc. & negative dma increment
APAC			; Add final result to Accumulator
MAR	*-		; Point ar2 to the dma address of y
ROL			; Use this for 14bit scaling
SACH	*, 7, AR1		; Store result back into argi[0]
SPM	0		; Reset PREG Shift mode to no shift
RET			; Return from function back to C code

.end

Bibliography

- inverters," IEEE Trans. on Ind. Applicat., vol. 38, no. 3, pp. 679-687, 2002.

- (In Review).
- on Power Electronics, 2003 (In Print).
- inverters," in Conf. Rec. IEEE/IAS Annual Meeting, pp. 871-878, 2001.
- for active filter systems," in Conf. Rec. IEEE/APEC, pp. 1054-1060, 2002.

- Meeting, 2003.
- IEEE/PESC Annual Meeting, pp. 498-503, 2001.
- regulated algorithms," in Conf. Rec. IEEE/PEDS, 2003.
- bution networks using a d-statcom," in Conf. Rec. IEEE/PEDS, 2003.
- Converters, PhD Thesis. Monash University, 2002.

378

;

[1] M. J. Newman and D. G. Holmes, "An integrated approach for the protection of series injection

ないため、変換に行

[2] M. J. Newman, D. N. Zmood, and D. G. Holmes, "Stationary frame harmonic reference generation for active filter systems," IEEE Trans. on Ind. Applicat., vol. 38, no. 6, pp. 1591-1599, 2002.

[3] M. J. Newman and D. G. Holmes, "Delta operator digital filters for high performance inverter applications," IEEE Trans. on Power Electronics, vol. 18, no. 1, pp. 447-454, 2003.

[4] M. J. Newman, D. G. Holmes, J. G. Nielsen, and F. Blaabjerg, "A dynamic voltage restorer (dvr) with selective harmonic compensation at medium voltage level," IEEE Trans. on Ind. Applicat.,

[5] P. C. Loh, M. J. Newman, D. N. Zmood, and D. G. Holmes, "Improved transient and steady state voltage regulation for single and three phase uninterruptible power supplies," IEEE Trans.

[6] J. G. Nielsen, M. J. Newman, R. N. Nielsen, and F. Blaabjerg, "Control and testing of a dynamic voltage restorer at medium voltage level," IEEE Trans. on Power Electronics, (In Review).

[7] M. J. Newman and D. G. Holmes, "An integrated approach for the protection of series injection

[8] M. J. Newman, D. N. Zmood, and D. G. Holmes, "Stationary frame harmonic reference generation

[9] M. J. Newman and D. G. Holmes, "Delta operator digital filters for high performance inverter applications," in Conf. Rec. IEEE/PESC Annual Meeting, pp. 1407-1412, 2002.

[10] M. J. Newman and D. G. Holmes, "A universal custom power conditioner (ucpc) with selective harmonic voltage compensation," in Conf. Rec IEEE/IECON, pp. 1261-1266, 2002.

[11] M. J. Newman, D. G. Holmes, J. G. Nielsen, and F. Blaabjerg, "A dynamic voltage restorer (dvr) with selective harmonic compensation at medium voltage level," in Conf. Rec. IEEE/IAS Annual

[12] P. C. Loh, M. J. Newman, D. N. Zmood, and D. G. Holmes, "Improved transient and steady state voltage regulation for single and three phase uninterruptible power supplies," in Conf. Rec.

[13] J. G. Nielsen, M. J. Newman, H. N. Nielsen, and F. Blaabjerg, "Control and testing of a dynamic voltage restorer at medium voltage level," in Conf. Rec. IEEE/PESC Annual Meeting, 2003.

[14] G. H. Bode, M. J. Newman, and D. G. Holmes, "Design and analysis of robust predictive current

[15] E. Twining, M. J. Newman, P. C. Loh, and D. G. Holmes, "Voltage compensation in weak distri-

[16] D. N. Zmood, A Systematic Development of Improved Linear Regulation for Sinusoidal Power

- [17] P. Mattavelli, "Synchronous-frame harmonic control for high-performance ac power supplies," IEEE Trans. on Ind. Applicat., vol. 37, no. 3, pp. 864-872, 2001.
- [18] R. Dugan, M. McGranaghan, and W. Beaty, Electrical Power Systems Quality. McGraw Hill, 1st ed., 1996.
- [19] IEEE, "leee guide for service to equipment sonsitive to momentary voltage disturbances," IEEE Std 1250-1995, 1995.
- [20] IEEE, "Ieee recommended practice for evaluating electric power system compatibility with electronic process equipment," IEEE Std 1346-1998, 1998.
- [21] IEEE, "Ieee recommended practices and requirements for harmonic control in electrical power systems," IEEE Std 519-1992, 1992.
- [22] M. H. Bollen, Understanding Power Quality Problems: Voltage Sags and Interruptions. IEEE Press, 1st ed., 2000.
- [23] J. de Abreu and A. Emanuel, "Induction motor thermal aging caused by voltage distortion and imbalance: loss of useful life and its estimated cost," IEEE Trans. on Ind. Applicat., vol. 38, no. 1, pp. 12-20, 2002.
- [24] P. Santos Valois, C. Vieira Tahan, N. Kagan, and H. Arango, "Voltage unbalanco in low voltage distribution networks," in in Conf. Rec. IEE/CIGRED Int'l Conf. on Elect. Dist., pp. 155-155, 2001.
- [25] S. Salon, "Finite element analysis of electric machinery," IEEE Computer Applications in Power, vol. 3, no. 2, pp. 29-32, 1990.
- [26] O.R.G., "Electricity distribution code," Office of the Regulator-General, Victoria, 2002,
- [27] J. Collins, E. Randolph and A. Mansoor, "Effects of voltage sags on ac motor drives," in *Proceedings* of the IEEE Annual Textile, Fiber and Film Industry Technical Conference, pp. 1-7, 1997.
- [28] IEEE, "Ieco standard for shunt power capacitors," IEEE Std 18-1992, 1992.
- [29] J. Brozek, "The effects of harmonics on overcurrent protection devices," in Conf. Rec. IEEE/IAS Annual Meeting, pp. 1965-1967, 1990.
- [30] L. Tolbert, H. Hollis, and P. J. Hale, "Survey of harmonics measurements in electrical distribution systems," in Conf. Rec. IEEE/IAS Annual Meeting, pp. 2333-2339, 1996.
- [31] J. Gutierrez, J. Montano, A. Lopez, and M. Castilla, "Effects of harmonic distortion of the supply voltage on the optimum performance of a thyristor controlled reactor-type compensator," IEE Proceedings-A-Science Measurement and Technology, vol. 141, no. 1, pp. 15-19, 1994.
- [32] W. Jewell, W. Miller, and T. Casey, "Audible telephone noise from small harmonic sources on single-phase distribution," in Conf. Rec. IEEE/Harmonics and Quality of Power, pp. 890-895, 1998
- [33] M. Kuussaari, "Statistical evaluation of telephone noise interference caused by ac power line harmonic currents," IEEE Trans. on Power Delivery, vol. 8, no. 2, pp. 524-530, 1993.
- [34] IEC, "Electromagnetic compatibility (emc), part 3: Limits-section 3:limitation of voltage fluctuations and flicker in low-voltage supply systems for equipment with rated current less than or equal to 16a per phase," IEC 61000-3-3:1995, 1995.
- [35] N. Hingorani, "High power electronics and flexible ac transmission system," IEEE Power Engineering Review, 1988.
- [36] N. Hingorani, "Power electronics in electric utilities: role of power electronics in future power systems," Proc. IEEE, vol. 76, no. 4, pp. 481-482, 1988.
- [37] N. Hingorani, "Introducing custom power," IEEE Spectrum, vol. 32, no. 6, pp. 41-48, 1995.
- [38] N. Hingorani, "Future role of power electronics in power systems," in Conf. Rec. Intl. Symp. on Pow. Semi. Devices and ICs(ISPSD), pp. 13-15, 1995.

BIBLIOGRAPHY

- no. 3, pp. 263-268, 1994.
- vol. 32, no. 6, pp. 1312-1322, 1996.
- in Conf. Rec. IEEE/PESC Annual Meeting, pp. 1892-1898, 1996.
- no. 2, pp. 642-647, 1999.
- John Wiley and Sons, 1st ed., 2003.
- vol. PAS-90, no. 5, pp. 2009-2019, 1971.
- injection," Proc. IEE, vol. 119, no. 7, pp. 857-864, 1972.
- рр. 529-535, 1976.
- Power Applicat., vol. 147, no. 5, pp. 403-413, 2000.
- IEEE Trans. on Ind, Electronics, vol. 46, no. 5, pp. 960-971, 1999.
- in Conf. Rec. IEEE/IAS Annual Meeting, pp. 874-880, 1988.
- vol. 26, no. 6, pp. 983-990, 1990.
- 455, 1999.
- Rec. IEEE/PESC Annual Meeting, pp. 779-786, 1993.
- 619, 1997.
- Conf. Rec. IEEE/PESC Annual Meeting, pp. 394-399, 2002.
- converter filter," IEE Proc. Electric Power Applicat., vol. 142, no. 5, pp. 308-312, 1995.
- restorer," IEEE Trans. on Power Delivery, vol. 14, no. 3, pp. 1181-1186, 1999.
- in Conf. Rec. IEEE/IAS Annual Meeting, pp. 2397-2403, 2001.

[39] H. Akagi, "Trends in active power line conditioners," IEEE Trans. on Power Electronics, vol. 9,

[40] H. Akagi, "New trends in active filters for power conditioning," IEEE Trans. on Ind. Applicat.,

[41] II. Yunus and R. Bass, "Comparison of vsi and csi topologies for single-phase active power filters,"

[42] L. Benchaita, S. Saadate, and A. Salem nia, "Comparison of voltage source and current source shunt active filter by simulation and experimentation," IEEE Trans. on Power Systems, vol. 14,

[43] D. G. Holmes and T. Lipo, Pulse Width Modulation for Power Converters: Principles and Practice.

[44] H. Sasaki and T. Machida, "A new method to eliminate ac harmonic currents by magnetic flux compensation-considerations on basic design," IEEE Trans. on Power Apparatus and Sys.,

[45] A. Ametani, "Generalised method of harmonic reduction in a.c.-d.c. convertors by harmonic current

[46] L. Gyugyi and E. Strycula, "Active ac power filters," in Conf. Rec. IEEE/IAS Annual Meeting,

[47] M. El-Habrouk, M. Darwish, and P. Mehta, "Active power filters: a review," IEE Proc. Electric

[48] B. Singh, K. Al-Haddad, and A. Chandra, "Review of active filters for power quality improvement,"

[49] F. Z. Peng, H. Akagi, and A. Nabae, "A new approach to harmonic compensation in power systems,"

[50] F. Z. Peng, H. Akagi, and A. Nabae, "A new approach to harmonic compensation in power systems - a combined system of shunt passive and series active filters," IEEE Trans. on Ind. Applicat.,

[51] F. Z. Peng and D. J. Adams, "Harmonic sources and filtering approaches-series/parallel, active/passive, and their combined power filters," in Conf. Rec. IEEE/IAS Annual Meeting, pp. 448-

[52] S. Bhattacharva, D. M. Divan, and B. B. Banerjee, "Control and reduction of terminal voltage total harmonic distortion (thd) in a hybrid series active and parallel passive filter system," in Conf.

[53] J. W. Dixon, G. Venegas, and L. A. Moran, "A series active power filter based on a sinusoidal current-controlled voltage-source inverter," IEEE Trans. on Ind. Electronics, vol. 44, no. 5, pp. 612-

[54] S. Senini and P. Wolfs, "Systematic identification and review of hybrid active filter topologies," in

[55] G. Blajszczak, "Direct method for voltage distortion compensation in power networks by series

[56] M. Aredes and E. H. Watanabe, "New control algorithms for series and shunt three-phase four-wire active power filters," IEEE Trans. on Power Delivery, vol. 10, no. 3, pp. 1649-1656, 1995.

[57] N. H. Woodley, L. Morgan, and A. Sundaram, "Experience with an inverter-based dynamic voltage

[58] J. G. Nielsen and F. Blaabjerg, "Comparison of system topologies for dynamic voltage restorers,"

- [59] J. G. Nielsen, F. Blaabjerg, and N. Mohan, "Control strategies for dynamic voltage restorer compensating voltage sags with phase jump," in Conf. Rec. IEEE/APEC, pp. 1267-1273, 2001.
- [60] J. G. Nielsen, Design and Control of a Dynamic Voltage Restorer, PhD Thesis. Alborg University, 2002.
- [61] M. D. Stump, G. J. Keane, and F. K. S. Leong, "Role of custom power products in enhancing power quality at industrial facilities," in Conf. Rec. IEEE/EMPD, pp. 507-517, 1998.
- [62] M. Fang, A. I. Gardiner, A. MacDougall, and G. A. Mathieson, "A novel series dynamic voltage restorer for distribution systems," in Conf. Rec. IEEE/PowerCon, pp. 38-42, 1998.
- [63] M. Vilathgamuwa, A. A. D. Ranjith Perera, S. S. Choi, and K. J. Tseng, "Control of energy optimized dynamic voltage restorer," in Conf. Rec IEEE/IECON, pp. 873-878, 1999.
- [64] R. Dugan, M. McGranaghan, and W. Beaty, Electrical Power Systems Quality. McGraw Hill, 2nd ed., 2002.
- [65] M. Bollen, P. Wang, and N. Jenkins, "Analysis and consequences of the phase jump associated with a voltage sag," in Conf Rec. Power Sys. Comput. (PSCC), pp. 316-322, 1996.
- [66] S. Walton, Commercial DVR Discussion Personal Communication, Vectek Electronics, 25th June 2002.
- [67] J. Svensson and A. Sannino, "Active filtering of supply voltage with series-connected voltage source converter," EPE Journal, vol. 12, no. 1, pp. 19-25, 2001.
- [68] A. Sannino and J. Svensson, "Static series compensator for voltage sag mitigation supplying nonlinear loads," in Conf. Rcc. IEEE Power Eng. Soc. Winter Meeting, pp. 1147-1152, 2002.
- [69] M. Aredes, K. Heumann, and E. H. Watanabe, "An universal active power line conditioner," IEEE Trans. on Power Delivery, vol. 13, no. 2, pp. 545-551, 1998.
- [70] S. Moran, "Line voltage regulator/conditioner for harmonic-sensitive load isolation," in Conf. Rec. IEEE/IAS Annual Meeting, pp. 947-951, 1989.
- [71] L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel converter-based universal power conditioner," IEEE Trans. on Ind. Applicat., vol. 36, no. 2, pp. 596-603, 2000.
- [72] H. Akagi and H. Fujita, "New power line conditioner for harmonic compensation in power systems," IEEE Trans. on Power Delivery, vol. 10, no. 3, pp. 1570-1575, 1995.
- [73] C. Zhan, M. Wong, Z. Wang, and Y. Hao, "Dsp control of power conditioner for improving power quality," in Conf. Rec. IEEE Power Eng. Soc. Winter Meeting, pp. 2556-2561, 2000.
- [74] C. Zhan, V. Ramachandaramurthy, A. Arulampalam, C. Fitzer, M. Barnes, and N. Jenkins, "Universal custom power conditioner (ucpc) with integrated control," in Conf. Rec. IEEE Power Eng. Soc. Winter Meeting, pp. 1039-1044, 2001.
- [75] R. Li, A. Johns, and M. Elkateb, "Control concept of unified power line conditioner," in Conf. Rec. IEEE Power Eng. Soc. Winter Meeting, pp. 2594 - 2599, 2000.
- [76] H. Fujita and H. Akagi, "Unified power quality conditioner: the integration of series active filters and shunt active filters," in Conf. Rec. IEEE/PESC Annual Meeting, pp. 494-501, 1996.
- [77] H. Fujita and H. Akagi, "Unified power quality conditioner: The integration of series- and shuntactive filters," IEEE Trans. on Power Electronics, vol. 13, no. 2, pp. 315-322, 1998.
- [78] B. Singh, H. Chandra, K. Al-Haddad, and B. Singh, "Fuzzy control algorithm for universal active filter," in Conf. Rec. IEEE/Harmonics and Quality of Power, pp. 73-80, 1998.
- [79] M. Vilathgamuwa, Y. Zhang, and S. Choi, "Modelling, analysis and control of unified power quality conditioner," in Conf. Rec. IEEE/Harmonics and Quality of Power, pp. 1035-1040, 1998.
- [80] Y. Chen, X. Zha, J. Wang, H. Liu, J. Sun, and H. Tang, "Unified power quality conditioner (upgc): the theory, modeling and application," in Conf. Rec. IEEE/PowerCon, pp. 1329-1333, 2000.

BIDLIOGRAPHY

- pp. 1439-1444, 2000.

- pp. 172-178, 2001.
- Rec. IEEE/Power Eng. Soc. Transmission and Dist., pp. 415-420, 2001.
- in Proceedings of Power Engineering Society Summer Meeting, pp. 295-300, 2001.
- 2002.
- рр. 297-303, 1997.
- 1998.
- Trans. on Power Electronics, vol. 13, no. 3, pp. 410-418, 1998.
- Rec. IEEE/IAS Annual Meeting, pp. 826-832, 1999.
- 1998.
- injection," IEEE Trans. on Power Systems, vol. 15, no. 1, pp. 51-57, 2000.
- no. 3, pp. 625-630, 1984.
- in Conf. Rec. IEEE/PESC Annual Meeting, pp. 189-195, 1995.
- power devices," IEEE Trans. on Power Delivery, vol. 13, no. 1, pp. 278-282, 1998.

[81] A. Ehnitwally, M. Kandil, and M. Elkateb, "A fuzzy-controlled vorsatile system for harmonics, unbalance and voltage sag compensation," in Conf. Rec. IEEE Power Eng. Soc. Summer Meeting,

[82] M. Basu, S. Das, and G. Dubey, "Experimental investigation of performance of a single phase upper for voltage sensitive and non-linear loads," in Conf. Rec. IEEE/PEDS, pp. 218-222, 2001.

[83] S. Chen and G. Joos, "Rating issues of unified power quality conditioners for load bus voltage control in distribution systems," in Conf. Rcc. IEEE Power Eng. Soc. Winter Meeting, pp. 944-949, 2001.

[84] S. Chen and G. Joos, "A unified series-parallel deadbeat control technique for an active power quality conditioner with full digital implementation," in Conf. Rec. IEEE/IAS Annual Meeting,

[85] D. Graovac, V. Katic, A. Rufer, and J. Knecevic, "Unified power quality conditioner based on current source converter topology," in Conf. Rec. European Pow. Elect. and Applicat. (EPE), 2001.

[86] A. Elnady and M. Salama, "New functionalities of the unified power quality conditioner," in Conf.

[87] A. Elnady and M. Sałama, "New functionalities of an adaptive unified power quality conditioner,"

[88] G. Jianjun, X. Dianguo, L. Hankui, and G. Maozhong, "Unified power quality conditioner (upqc): the principle, control and application," in Conf. Rec. Pow. Conversion Conf. (PCC), pp. 80-85,

[89] A. Elmitwally, S. Abdelkader, and M. Elkateb, "Universal power quality manager with a new control scheme," IEE Proc. Generation, Transmission and Distribution, vol. 147, no. 3, pp. 183-189, 2000.

[90] S.-J. Jeon and G.-H. Cho, "A series-parallel compensated uninterruptible power supply with sinusoidal input current and sinusoidal output voltage," in Conf. Rec. IEEE/PESC Annual Meeting,

[91] F. Kamran and T. G. Habetler, "Combined deadbeat control of a series-parallel converter combination used as a universal power filter," IEEE Trans. on Power Electronics, vol. 13, no. 1, pp. 160-168,

[92] F. Kamran and T. G. Habetler, "Novel on-line ups with universal filtering capabilities," IEEE

[93] S. A. O. d. Silva, P. F. Donoso-Garcia, and P. C. Cortizo, "Three-phase series-parallel compensated line-interactive ups system with sinusoidal input current and sinusoidal output voltage," in Conf.

[94] E. Silva, P. F. Donoso-Garcia, P. C. Cortizo, and P. Seixas, "A comparative analysis of control algorithms for three-phase line-interactive ups systems with series-parallel active power-line conditioning using srf method," in Conf. Rec. IEEE/PESC Annual Meeting, pp. 1023-1027, 2000.

[95] J. H. R. Enslin, "Unified approach to power quality mitigation," in Conf. Rec. IEEE/ISIE, pp. 8-20,

[96] S. S. Choi, B. H. Li, and D. M. Vilathgamuwa, "Dynamic voltage restoration with minimum energy

[97] H. Akagi, Y. Kanazawa, and A. Nabae, "Instantaneous reactive power compensators comprising switching devices without energy storage components," IEEE Trans. on Ind. Applicat., vol. IA-20,

[98] S. Bhattacharya and D. Divan, "Design and implementation of a hybrid series active filter system,"

[99] S. Middlekauff and E. Collins, "System and customer impact: considerations for series custom

[100] L. A. Moran, R. Oyarzun, I. Pastorini, J. W. Dixon, and R. Wallace, "Fault protection scheme for series active power filters," in Conf. Rec. IEEE/PESC Annual Meeting, pp. 489-493, 1996.

- [101] L. A. Moran, I. Pastorini, J. W. Dixon, and R. Wallace, "Fault protection scheme for series active power filters," IEEE Trans. on Power Electronics, vol. 14, no. 5, pp. 928-938, 1999.
- [102] M. H. J. Bollen, "Voltage, power and current ratings of series voltage controllers," in Conf. Rec. IEEE Power Eng. Soc. Winter Meeting, pp. 2010-2015, 2000.
- [103] H. Akagi, "Control strategy and site selection of a shunt active filter damping of harmonic propagation in power distribution system," IEEE Trans. on Power Delivery, vol. 12, no. 1, pp. 354-363, 1997.
- [104] G. Wan, Internal Work Discussion Personal Communication, Australian Gas Light (AGL), Jan. 1999.
- [105] P. Singh, J. Pacas, and C. Bhatia, "An improved unified power quality conditioner," in Conf. Rec. European Pow. Elect. and Applicat. (EPE), 2001.
- [106] C. Zhan, V. K. Ramachandaramurthy, A. Arulampalam, C. Fitzer, S. Kromlidis, M. Barnes, and N. Jenkins, "Dynamic voltage restorer based on voltage space vector pwm control," IEEE Trans. on Ind. Applicat., vol. 36, no. 6, pp. 1855-1863, 2001.
- [107] Y. Zhang, D. Viathgamuwa, and S. Choi, "An experimental investigation of dynamic voltage restorer (dvr)," in Conf. Rec. IEEE Power Eng. Soc. Winter Meeting, pp. 2745-2750, 2000.
- [108] D. Brod and D. Novotny, "Current control of vsi-pwm inverters," IEEE Trans. on Ind. Applicat., vol. IA-21, no. 3, pp. 562-570, 1985.
- [109] L. Malesani, P. Mattavelli, and S. Buso, "Robust dead-beat current control for pwm rectifiers and active filters," IEEE Trans. on Ind. Applicat., vol. 35, no. 3, pp. 613-620, 1999.
- [110] P. Mattavelli, "Closed-loop selective harmonic compensation for active filters," IEEE Trans. on Ind. Applicat., vol. 37, no. 1, pp. 81-89, 2001.
- [111] D. G. Holmes and D. A. Martin, "Implementation of a direct digital predictive current controller for single and three phase voltage source inverters," in Conf. Rec. IEEE/IAS Annual Meeting, pp. 906-913, 1996.
- [112] D. N. Zmood, D. G. Holmes, and G. H. Bode, "Frequency-domain analysis of three-phase linear current regulators," IEEE Trans. on Ind. Applicat., vol. 37, no. 2, pp. 601-610, 2001.
- [113] D. N. Zmood and D. G. Holmes, "Stationary frame current regulation of pwm inverters with zero steady state error," IEEE Trans. on Power Electronics, vol. 18, no. 3, pp. 814-822, 2003.
- [114] D. N. Zmood, A Systematic Development of Improved Linear Regulation for Sinusoidal Power Converters, PhD Thesis. Monash University, 2002.
- [115] R. H. Park, "Two reaction theory of synchronous machines generalized method of analysis part i," AIEE Trans., vol. 48, pp. 716-727, 1929.
- [116] D. N. Zmood and D. G. Holmes, "Stationary frame current regulation of pwm inverters with zero steady state error," in Conf. Rcc. IEEE/PESC Annual Meeting, pp. 1185-1190, 1999.
- [117] Y. Sato, T. Ishizuka, K. Nezu, and T. Kataoka, "A new control strategy for voltage-type pwm rectifiers to realize zero steady-state control error in input current," IEEE Trans. on Ind. Applicat., vol. 34, no. 3, pp. 480-486, 1998.
- [118] P. A. Dahono, P. Ismutadi, Y. Sato, and T. Kataoka, "A control method for single-phase pwm inverters," in Conf. Rec. IEEE/PEDS, pp. 282-285, 2001.
- [119] T. Kataoka, T. Ishizuka, K. Nezu, Y. Sato, and H. Yamaguchi, "Current control of voltage-type pwm rectifier introducing resonance-based controller," in Conf. Rec. IEE/Power Electronics and Variable Speed Drives Conference, pp. pp.519-524., 1996.
- [120] P.-T. Chong, S. Bhattacharva, and D. Divan, "Experimental verification of dominant harmonic active filter for bigh-power applications," IEEE Trans. on Ind. Applicat., vol. 36, no. 2, pp. 567-577, 2000.

BIBLIOGRAPHY

- Electronics, vol. 14, no. 2, pp. 265-272, 1999.
- 665, 2000.
- loads," IEEE Trans. on Ind. Electronics, vol. 43, no. 1, pp. 121-125, 1996.
- Power Electronics, vol. 12, no. 4, pp. 715-725, 1997.
- рр. 1864-1870, 2001.
- Industrial Applications of Electrical Energy, pp. 2476-2481, 2000.
- Power, pp. 127-132, 1998.
- filtering," in Conf. Rec. IEEE/PESC Annual Meeting, pp. 223-228, 1998.
- on Ind. Applicat., vol. 32, no. 3, pp. 533-541, 1996.
- 407, 2001.
- Thesis. Chalmers University of Technology, 2002.
- Rcc. IEEE Power Eng. Soc. Winter Meeting, pp. 1027-1032, 2001.
- on Power Delivery, vol. 17, no. 4, pp. 1030-1036, 2002.
- voltage restorer," in Conf. Rec. IEEE/PowerCon, pp. 635-638, 1998.
- Conf. Rec. IEEE/APEC, pp. 399-405, 2000.
- Publishers Ltd., 1st ed., 1993.
- 1997.

[121] P.-T. Cheng, S. Bhattacharya, and D. D. Divan, "Line harmonics reduction in high-power systoms using square-wave inverters-based dominant harmonic active filter," IEEE Trans. on Power

[122] J. Svensson and R. Ottersten, "Shunt active filtering of vector-current controlled vsc at a moderate switching-frequency," IEEE Trans. on Ind. Applicat., vol. 35, no. 5, pp. 1083-1090, 1999.

[123] M. Machmoum and N. Bruyant, "Dsp based control of shunt active power filters for global or selective harmonics compensation," in Conf. Rec. IEEE/Harmonics and Quality of Power, pp. 661-

[124] A. von Jouanne, P. Enjeti, and D. Lucas, "Dsp control of high-power ups systems feeding nonlinear

[125] Y. Y. Tzou, R. S. Ou, S. L. Jung, and M. Y. Chang, "High-performance programmable ac power source with low harmonic distortion using dsp-based repetitive control technique," IEEE Trans. on

[126] U. Borup, P. N. Enjeti, and F. Blaabjerg, "A new space-vector-based control method for ups systems powering nonlinear and unbalanced loads," IEEE Trans. on Ind. Applicat., vol. 37, no. 6,

[127] A. Sannino and J. Svensson, "A series-connected voltage source converter for voltage sag mitigation using vector control and a filter compensation algorithm," in Conference Record of the 2000 IEEE Industry Applications Conference. Thirty-Fifth IAS Annual Meeting and World Conference on

[128] S. Srianthumrong and S. Sangwongwanich, "An active power filter with harmonic detection method based on recursive dft," in Proc. of the International Conference on Harmonics and Quality of

[129] R. Elshatshat, M. Kazerani, and M. Salama, "Modular approach to active power-line harmonic

[130] Y. Sato and T. Kataoka, "A current-type pwm rectifier with active damping function," IEEE Trans.

[131] P. A. Dahono, Y. R. Bahar, Y. Sato, and T. Kataoka, "Damping of transient oscillations on the output le filter of pwm inverters by using a virtual resistor," in Conf. Rec. IEEE/PEDS, pp. 403-

[132] H. Awad, Vector Control of Static Series Compensator for Mitigation of Voltage Dips, Licentiate

[133] A. Ghosh and G. Ledwich, "Structures and control of a dynamic voltage regulator (dvr)," in Conf.

[134] A. Ghosh and G. Ledwich. "Compensation of distribution system voltage using dvr," IEEE Trans.

[135] B. Li, S. Choi, and D. Vilathgamuwa, "A new control strategy for energy-saving dynamic voltage restoration," in Conf. Rec. IEEE Power Eng. Soc. Summer Meeting, pp. 1103-1108, 2000.

[136] K. Chan, A. Kara, and D. Westermann, "Integrated gate commutated thyristor based dynamic

[137] P. Mattavelli and S. Fasolo, "A closed-loop selective harmonic compensation for active filters," in

[138] R. H. Middleton and G. C. Goodwin, "Improved finite word length characteristics in digital control using delta operators," IEEE Trans. on Automatic Control, vol. 31, no. 11, pp. 1015-1021, 1986.

[139] E. C. Ifeachor and B. W. Jervis, Digital Signal Processing: A Practical Approach. Addison-Wesley

[140] C. Rorabaugh, Digital Filter Designer's Handbook: with C++ algorithms. McGraw Hill, 2nd ed.,

- [141] C.-T. Chen, Digital Signal Processing: Spectral Computation and Filter Design. Oxford University Press, 2nd ed., 2001.
- [142] T. Parks and C. Burrus, Digital Filter Design. John Wiley and Sons, 1st ed., 1987.
- [143] A. Feuer and G. C. Goodwin, Sampling in Digital Signal Processing and Control. Birkhauser, 1st ed., 1996.
- [144] D. B. Keogh and K. K. Pang, Signal Processing. Mi-tec Publishing, 1997.
- [145] L. A. d. S. Ribeiro, C. B. Jacobina, A. M. N. Lima, and A. Oliveira, "Real-time estimation of the electrical parameters of an induction machine using sinusoidal pwm voltage waveforms," IEEE Trans. on Ind. Applicat., vol. 36, no. 3, pp. 743-754, 2000.
- [146] A. Khodabkhshian, V. J. Gosbell, and F. Coowar, "Discretization of power system transfer functions," IEEE Trans. on Power Systems, vol. 9, no. 1, pp. 255-261, 1994.
- [147] G. C. Goodwin, R. H. Middleton, and H. V. Poor, "High-speed digital signal processing and control," Proc. IEEE, vol. 80, no. 2, pp. 240-259, 1992.
- [148] M. B. Naumovic and M. R. Stojic, "Comparative study of finite word length effects in digital filter design via the shift and delta transforms," in Conf. Rec. IEEE/TELSIKS, pp. 141-144, 1999.
- [149] J. Kauraniemi, T. I. Laakso, I. Hartimo, and S. J. Ovaska, "Dolta operator realizations of directform lir filters," IEEE Trans. on Circuits and Sys. II - Analog and Dig. Sig. Processing, vol. 45, no. 1, pp. 41-52, 1998.
- [150] X. Yuan, W. Merk, H. Stemmler, and J. Allmeling, "Stationary-frame generalized integrators for current control of active power filters with zero steady-state error for current harmonics of concern under unbalanced and distorted operating conditions," IEEE Trans. on Ind. Applicat., vol. 38, no. 2, p. March/April, 2002.
- [151] S. Bhattacharya and D. Divan, "Synchronous frame based controller implementation for a hybrid series active filter system," in Conf. Rec. IEEE/IAS Annual Meeting, pp. 2531-2540, 1995.
- [152] P. K. Dash, A. K. Pradhan, G. Panda, and A. C. Liew, "Adaptive relay setting for flexible ac transmission systems (facts)," IEEE Trans. on Power Delivery, vol. 15, no. 1, pp. 38-43, 2000.
- [153] C. Chaoying, C. Yong, D. Xuefei, and C. Liyi, "Study of protective relay's behaviors in unified power flow controller of facts," in Conf. Rec. IEEE/APSCOM, pp. 632-637, 1997.
- [154] MathWorks, Using Simulink Version 3. The MathWorks Inc., 3 ed., 1999.
- [155] MathWorks, Power System Blockset for use with Simulink Users Guide Version 2. The MathWorks Inc., 2000.
- [156] P. McGoldrick, M. J. Newman, and D. G. Holmes, CS-IIB Integrated Inverter Technical Manual. Monash University, Power Electronics Group, 1.0 ed., 2001.
- [157] P. McGoldrick, A. McIver, and D. G. Holmes, TMS320-F240 CS-MiniDSP Technical Manual. Monash University, Power Electronics Group, 1.5 ed., 2001.
- [158] M. J. Newman, 3 Phase Active Filter Design and Construction, Undergraduate Thesis. Monash University, 1999.
- [159] Safco, FELSIC 85 Electrolytic Capacitor, Datasheet, FELSIC Safco, 1996.
- [160] Siemens, BSM 50 GB 170 DN2 IGBT Datasheet. Siemens, 1996.
- [161] H. Akagi, A. Nabae, and S. Atoh, "Control strategy of active power filters using multiple voltagesource pwm converters," IEEE Trans. on Ind. Applicat., vol. 22, no. 3, pp. 460-465, 1986.
- [162] H. Akagi, Y. Tsukamoto, and A. Nabae, "Analysis and design of an active power filter using quadseries voltage source pwm converters," IEEE Trans. on Ind. Applicat., vol. 26, no. 1, 1990.
- [163] Y. Liang and C. O. Nwankpa, "Power-line conditioner based on flying-capacitor multilevel voltagesource converter with phase-shift spwin," IEEE Trans. on Ind. Applicat., vol. 36, no. 4, pp. 965-971, 2000.

BIBLIOGRAPHY

- 1995.
- commercial applications," IEEE Std 446-1995 (Orange Book), 1995.
- in public power supply systems," IEC 61000-2-1:1990, 1990.
- IEC 61000-3-5:1994, 1994.
- 1100-1999 (Emerald Book), 1999.
- 0200, 2000.
- 0600, 2000.
- no. 2, pp. 472-476, 1997.
- equipment," IEEE Trans. on Power Delivery, vol. 5, no. 2, pp. 1062-1065, 1990.
- IEEE Trans. on Power Delivery, vol. 8, no. 2, pp. 672-680, 1993.
- commercial applications," IEEE Std 446-1987, 1987.
- Inc., 1999,
- Trans. on Ind. Applicat., vol. 32, no. 5, pp. 1220-1221, 1996.

[164] IEC, "Electromagnetic compatibility (emc), part 3: Limits-section 2:limits for harmonic current emissions (equipment input current less than or equal to 16a per phase)," IEC 61000-3-2:1995,

[165] IEEE, "Ieee recommended practice for emergency and standby power systems for industrial and

[166] IEC, "Electromagnetic compatibility (emc) - part 2: Environment - section 1: Description of the environment - electromagnetic environment for low-frequency conducted disturbances and signalling

[167] IEC, "Electromagnetic compatibility (emc), part 3: Limits-section 5:limitation of voltage fluctuations and flicker in low-voltage supply systems for equipment with rated current greater than 16a,"

[168] IEEE, "Ieee recommended practice for powering and grounding electronic equipment," IEEE Std

[169] SEMI, "Specification for semiconductor processing equipment voltage sag immunity," SEMI F47-

[170] SEMI, "Test method for semiconductor processing equipment voltage sag immunity," SEMI F42-

[171] D. S. Dorr, A. Mansoor, A. G. Morinec, and J. C. Worley, "Effects of power line voltage variations on different types of 400-w high-pressure sodium ballasts," IEEE Trans. on Ind. Applicat., vol. 33,

[172] L. M. Anderson and K. B. Bowes, "Effects of power-line disturbances on consumer electronic

[173] I. T. Force, V. Wagner, J. Balda, D. Griffith, A. McEachern, T. Barnes, D. Hartmann, D. Phileggi, A. Emannuel, W. Horton, W. Reid, R. Ferraro, and W. Jewell, "Effects of harmonics on equipment,"

[174] IEEE, "leee recommended practice for emergency and standby power systems for industrial and

[175] J. G. Webster, Wiley encyclopedia of electrical and electronics engineering. John Wiley and Sons,

[176] A. de Lima and R. Ellis, "Discussion of 'harmonic analysis of industrial power systems'," IEEE

の時間には、

S. M. S.

「「「「「「「「「「」」」